

Using the Design Security Feather in TR4 FPGA Development Kit

1. Introduction

This application note describes how user can use the design security features in TR4 FPGA development kit to protect user's designs against unauthorized copying, reverse engineering, and tampering of configuration files. This application note provide the hardware and software requirements for TR4 board and provides configuration flow for implementing a secure design.

Design security is an important consideration for digital designers, especially in today's highly competitive commercial and military environments. The TR4 board feathers design security play an important role in larger and more critical system components. Altera Stratix® IV GX FPGA (EP4SGX230C2/EP4SGX530C2) address these concerns with the ability to decrypt a configuration bitstream using the 256-bit Advanced Encryption Standard (AES) algorithm, an industry standard encryption algorithm.For more information about design security features, please refer Altera application note " *AN556: Using the Design Security Features in Altera FPGAs*".

2. Hardware and Software Requirements

This section provides the hardware and software requirements for the TR4 board design with security feature. When using this feature, user must make sure that specified resistances on TR4 board connection rightly, to select "*FPP with design security feature and/or decompression enabled*" Configuration Scheme for FPGA. A volatile or non-volatile key is stored in the FPGAs. The key is programmed before the FPGAs is configured and enters user mode.

2.1 Hardware Requirements

2.1.1 Resistance connection

TR4 factory default Configuration Scheme is "*Fast passive parallel*", So before using design security features, user must make sure that the resistance R451,R452,R453, R454 one the TR4 board connection rightly, to select "*FPP with design security feature and/or decompression enabled*" Configuration Scheme for FPGA. Figure 2-1 shown the location of these resistances and connection of factory default and design security respectively. For more information about design security features, please refer Altera application note "AN556: Using the Design Security Features in Altera FPGAs", and "Chapter 10: Configuration, Design Security, and Remote System

Upgrades in Stratix IV Devices" of Altera stratix4_handbook.



Figure 2-1 connection of factory default and design security

2.1.2 Battery Assemble

FPGAs offer both volatile and non-volatile key storage. The volatile key storage requires battery backup to allow the key to be updated, while the non-volatile key storage allows only one key to be programmed but does not require a battery. If user want to apply design security with volatile key, the user should first install a battery holder on the bottom TR4 board, since factory default don't assemble it and also, don't provide battery holder. Figure 2-2 shows the TR4 board with battery and without battery respectively. The battery holder's part number is *1060TR* produced by *Keystone Electronics Corporation*, The battery is 3V.



2.2 Software Requirements

TR4 board feathers Stratix IV FPGA, user must use the Quartus® II software version 9.0 or later, To enable the design security feature of 40-nm FPGAs, To enable the design security feature, user can obtain a license file from Altera Technical Support.

3. Steps for Implementing a Secure Configuration Demostration

This section will describe how to design a volatile key to cipher the FPGA, Figure 3-1 shows the PFL interface during Flash Programming. The section will first describe how to Generate .ekp File and Encrypt Configuration File. And then show how to configure Parallel Flash Loader (PFL) in programming a parallel flash device.





Figure 3-1 PFL Interface During Flash Programming

3.1 Generate the .ekp File and Encrypt the Configuration File

To generate a .ekp file and encrypt your configuration file using Quartus II Software, follow these steps:

- 1. Obtain a license file to enable the design security feature from Altera Technical Support.
- 2. Start the Quartus II software.
- 3. On the **Tools** menu, click **License Setup**. The Options dialog box displays the License Setup options.
- 4. In the License file field, enter the location and name of the license file, or browse to and select the license file.
- 5. Click OK.
- 6. Compile the design you want to encrypt with one of the following options:
 - a. On the Processing menu, click Start Compilation
 - b. On the **Processing** menu, point to **Start** and click **Start** Assembler.
 - An unencrypted SRAM Object File (.sof) is generated.
- 7. On the **File** menu, click **Convert Programming Files**. The **Convert Programming Files** dialog box appears, as shown in Figure 3-2.

Loois <u>wi</u> ndow	rt and the type o	f programming file to gene	rate.		
u can also import input file in ure use.	formation from o	ther files and save the con	version setup information	created here for	
Conversion setup files					
Open Conv	ersion Setup Dat	a	Save Cor	nversion Setup	
Nutruit programming file					
	01/1-1-5	7- (4)			
rogramming file type: Prog	rammer Object F	ile (.pot)		Contraction of the second	×
Options Confi	guration device:	EPC16	Mode:	1-bit Passive Serial	*
le name: outp	output_file.pof				
The second secon	and the second second				
Advanced Remo	te/Local update	difference file: NONE			
Advanced Remo	ote/Local update	difference file: NONE			×
Advanced Remo	ote/Local update	difference file: NONE			<u> </u>
Advanced Remo	ote/Local update	difference file: NONE			
Advanced Remo	a te/Local update	difference file: NONE Properties	Start Address		Add Hex Data
Advanced Remo	a entry Map File	difference file: NONE Properties Page_0	Start Address 0x000 10000 ≺auto≻		Add Hex Data
Advanced Remo I may tiles to convert File/Data area SOF Data	emory Map File	difference file: NONE Properties Page_0	Start Address 0x00010000 <auto></auto>		Add Hex Data Add Sof Page
Advanced Remo I mout files to convert File/Data area SOF Data	emory Map File	difference file: NONE Properties Page_0	Start Address 0x00010000 <auto></auto>		Add Hex Data Add gofPage Add Ele
Advanced Remo I mout files to convert File/Data area Options SOF Data	emory Map File	difference file: NONE Properties Page_0	Start Address 0:000 10000 <auto></auto>		Add Hex Data Add SofPage Add SofPage Remove
Advanced Remo	ate/Local update lemory Map File	difference file: NONE Properties Page_0	Start Address 0:000 10000 ≺auto>		Add Hex Data Add SofPage Add Ele Remove
Advanced Remo Advanced Remo Advanced Remo Place International Removes the second	iemory Map File	difference file: NONE Properties Page_0	Start Address 0:000 10000 ≺auto >		Add Hex Data Add SofPage Add Ele Remove Up Down
Advanced Remo Advanced Remo Advanced Remo Place to convert File/Data area Options SOF Data	iemory Map File	difference file: NONE Properties Page_0	Start Address 0:000 10000 ≺auto>		Add Hex Data Add SofPage Add Ele Remove Up Down Properties

Figure 3-2 Convert Programming Files Dialog Box

- a. In the **Convert Programming Files** dialog box, select the programming file type from the **Programming** file type list. In this demonstration, select "Programmer Object File(.pof)".
- b. In the **Configuration** device dialog box, select CFI_512Mb, match the flash type on TR4 board.
- c. In the Mode dialog box, select "Fast Passive Parallel".
- d. Type the file name in the **File** name field, or browse to and select the file.
- e. Under the Input files to convert section, click SOF Data.
- f. Click Add File to open the Select Input File dialog box.
- g. Browse to the unencrypted SOF file and click Open. Still highlight SOF Data. Click Properties, SOF Data Properties dialog box appears, and set each item as shown in Figure 3-3.

SOF Data Properties	×
Pages □ <th></th>	
Start	*
<u>Start</u> address (32-bit hexadecimal):	0x20000
End address (32-bit hexadecimal):	0xFFFFFFF
	OK Cancel

Figure 3-3 SOF Data Properties dialog box

- h. Click OK.
- i. Click **Options**, and **Options** dialog box appears, and set each item as shown in Figure 3-4.



Figure 3-4 Options dialog box

- j. Click OK.
- k. Under the Input files to convert section, click on the SOF file name. The field is highlighted
- 1. Click **Properties**. The SOF Files **Properties**: Bitstream Encryption dialog box appears, as shown in Figure 3-5.
- m. In the **SOF Files Properties**: Bitstream Encryption dialog box, turn on **Generate** encrypted bitstream. as shown in Figure 3-5.

🐚 SOF Fi	le Properties: Bitstream Encryption
Compress	ion e encrypted bitstream
Genera	te key programming file: D:/Home/User/Desktop/design_security/breath_defaultcode.ekp
Key 1 file	Copen Save
Key 2 file	ame nie ror key 2
Key entry Show	entered keys
Key1:	key1-(11111111111111111111111111111111111
Key2:	key2-(111111111111111111111111111111111111
Design Se	curity Feature Disclaimer
By checki checked t	ng the box, you admowledge that you have read and understand the disclaimer above. (This must be o enable bitstream encrypton generation.)

Figure 3-5 SOF Files Properties: Bitstream Encryption

- n. Turn on **Generate** key programming file and type the .ekp file path and file name in the text area, or browse to and select <filename>.ekp.
- o. Add the keys to the pull-down list either with a .key file or the Add button. The Add and Edit buttons bring up the **Key Entry** dialog box. The Delete button deletes the currently selected key from the pull-down list, as shown in Figure 3-6. Key Entry Method is Keyboard, set the key to all "1". Key 2 is also the same as shown in Figure 3-5.

ley Entry Method:		Keyboard				Y
Use the keyboard for entering	the e	encryption key				
(ey Name (alphanumeric):		key 1				
ey (256-bit hexadecimal)		11111111111	11111111	111111111111	11111111	64
Confrm Key (256-bit hexaded	imal)	ĺ.				0
	0	1	2	3		
	4	5	6	7		
	8	9	A	в		
	С	D	E	F		
C C		Clear				

Figure 3-6 Key Entry dialog box

p. Click OK. The Convert Programming Files Dialog Box shown as Figure 3-7.

🖆 Convert Program	ming File -	D:/Home/User/De	sktop/design_se	curity/tr4_gold	e 🔳 🗖 🔀
<u>File Tools Window</u>					
future use.					^
Conversion setup files					
Open C	Conversion Setup Dat	a	Save C	Conversion Setup	
Output programming file					
Programming file type:	Programmer Object F	ile (.pof)			~
Options C	Config <u>u</u> ration device :	CFI_512Mb	Mode:	Fast Passive Parallel	~
File name:	breath_defaultcode.	pof			
Advanced R	Remote/Local update	difference file: NON			~
E	Memory Map File				
Input files to convert					
File/Data	area	Properties	Start Addre	ss	Add Hex Data
Options SOF Data		Page 0	0x00018000 0x00020000		Add Sof Page
breath_defaulto	code.sof	EP 4SGX230KF 40			Add File
				l	Remove
					Up
					Down
				ſ	Properties
<u>_</u>					
			Gene	erate Close	Help
					La

Figure 3-7 Convert Programming Files Dialog Box

8 In the **Convert Programming Files** dialog box, click OK. The <filename>.ekp and encrypted configuration file are generated in the same project directory.

3.2 Using Parallel Flash Loader

The FPGA-based PFL is a soft intellectual property (IP) core within the FPGA that bridges the JTAG and parallel flash interfaces. With the PFL, you can use the serial programming bitstream from the JTAG interface to control the flash data, address, and control pins for flash programming. The JTAG interface simplifies the flash programming process because it reduces the number of pins required and shares the same interface as the flash device. For more information about PFL, please refer Altera application note "AN478: Using FPGA-Based ParallelFlash Loader with the

Quartus II Software".

3.2.1 Instantiation the Parallel Flash Loader Megafunction

The project is designed base **Block Diagram/Schematic File**.Perform the following steps to generate the PFL instantiation:

- 1. On the Tools menu in the Quartus II software, click MegaWizard Plug-In Manager.
- 2. On page 1, click **Create a new custom megafunction variation**. Click **Next**. Page 2a appears As shown in Figure 3-8.

 Which megafunction would you like to customize? Select a megafunction from the list below Installed Plug-Ins Altera SOPC Builder Arithmetic Communications DSP Gates I/O Interfaces TAG-accessible Extensions Serial Flash Loader SignalTap II Logic Analyzer Virtual JTAG IP MegaStore 	ge 2a] Which device family will you be using? Which type of output file do you want to △ AHDL ○ YHDL ④ Verilog HDL What name do you want for the gutput is D:/Home/User/Desktop/design_security □ Return to this page for another creating must be in the project successfully in files must be in the project directory, in a the Options dialog box (Tools menu), or of the Settings dialog box (Assignments Your current user library directories are:	Stratix IV create? file? / te operation h the Quartus II software, your design a library specified in the Libraries page of a library specified in the Libraries page menu).
	Cancel	Back Next > Einish

Figure 3-8 MegaWizard Plug-In Manager [page 2a] Dialog Box

- 3. In the megafunction list, expand the JTAG-accessible Extensions folder and select Parallel Flash Loader.
- 4. Make sure in the device family list, select **Stratix IV**.
- 5. In the output file list, select **Verilog HDL** output file type, As shown in Figure 3-8.
- 6. Click Next. General page appears and specify value as shown in Figure 3-9.

V TegaVizard Plug-In Tanager [page	1 of 8]		? 🛛
🍓 Parallel Flash Loader			About Documentation
Parameter 2 EDA 3 Summary Settings Flash Interface Setting Flash P	rogramming > FPGA Configuration >		
		Currently selected device family:	Stratix IV 🔍
pi			Match project/default
← pfl_nreset pfl_flash_access_request →	What operating mode will be used?	Flash Programming and FPG.	A Configuration 💉
	What is the targeted flash?	CFI Parallel Flash	~
flash_addr[240] → flash_dta[150] → flash_nce → flash_nve → flash_nve → flash_nee → fl	Set flash bus pins to tri-state when not in use		
		Cancel < Bac	k <u>N</u> ext > <u>F</u> inish

Figure 3-9 Setting the PFL Megafunction Parameters(Step 1)

7. Click Next. Flash Interface Setting page appears and specify value as shown in Figure 3-10.

MegaWizard Plug-In Manager [page	2 of 6]		? 🗙
袀 Parallel Flash Loader	r	About Document	ation
1 Parameter 2 EDA 3 Summary Settings			
General $>$ Flash Interface Setting $>$ Flash F	rrogramming > FPGA Configuration >		
pfl	How many flash devices will be used?	1	~
	What's the largest flash device that will be used?	CFI 512 Mbit	~
← p1_nreset p1_nasn_access_request → ← p1_flash_access_granted	What is the flash interface data width?	16 bits	~
flash_addr[24.0] → flash_atal[15.0] → flash_nce → flash_nce → flash_nce → flash_nce → flash_nce → flash_nce → flash_nash → flash_nash → flash_nest	Allow user to control the flash_nreset pin		
		Cancel < <u>B</u> ack <u>N</u> ext > <u>F</u> in	ish

Figure 3-10 Setting the PFL Megafunction Parameters(Step 2)

8. Click Next. Flash Programming page appears and specify value as shown in Figure 3-11.

• MegaVizard Plug-In Manager [page	e 3 of 6]	? 🗙
🎒 Parallel Flash Loade	r	<u>About</u> <u>Documentation</u>
Parameter Settings Z EDA 3 Summary General Flash Interface Setting Flash	Programming FPGA Configuration >	
pfl pfl_nreset pfl_flash_access_request pfl_flash_access_granted flash_addr[24.0] flash_addr[24.0] flash_nce flash_	Flash programming IP gptimization target Flash programming IP FIFO gize Add Block- <u>C</u> RC verification acceleration support	Speed v 16 vords V
		Cancel < <u>B</u> ack <u>N</u> ext > <u>Finish</u>

Figure 3-11 Setting the PFL Megafunction Parameters(Step 3)

9. Click Next. **FPGA Configuration** page appears and specify value as shown in Figure 3-12.

🔨 MegaWizard Plug-In Manager [page	4 of 6]		? 🔀
🍳 Parallel Flash Loade	r	<u>A</u> bout <u>D</u> ocument	ation
Parameter ZEDA Summary General Flash Interface Setting Flash	Programming FPGA Configuration		
		-50-	
pfl	What is the external dock frequency?	50	MHz
	What is the flash access time?	100	ns
← pf_nreset pf_nasn_access_request → ← pf_flash_access_granted	What is the byte address of the option bits, in hex?	18000	1
	Which FPGA configuration scheme will be used?	FPP (fast passive parallel)]
flash_addr[240]	What should occur on configuration failure?	Retry same page	
flash_cce +>	What is the byte address to retry from on failure?]
	Include input to force reconfiguration		
flash_clk →	Enable watchdog timer on Remote System Update support		
flash_nreset ->	Time period before watchdog timed out	100	ms
← pfl_clk	Ratio between input clock and DCLK output?	1]
fpga_conf_done fpga_dclk	Use <u>a</u> dvance read mode?	Intel Burst Mode(P30 or P33 only)	
← fpga_nstatus fpga_nconfig → ← pfl_nreconfigure	Enable the enhanced bitstream-decompression block?	None]
	Note: - Configuration DCLK frequency is 50.00 MHz. All FPGAs being o	configured must support this frequency Cancel < Back	sh

Figure 3-12 Setting the PFL Megafunction Parameters(Step 4)

10. Click **Next**. Page 4 appears, listing the simulation files needed for the PFL megafunction. No simulation file will be listed for the megafunction because the PFL does not have any simulation files and it cannot be simulated

11. Click Next. **Summary** page appears, s shown in Figure 3-13 This page shows the files that will be created for the megafunction. Choose any additional file types that you want to create.

∧ MegaWizard Plug-In Manager [page	6 of 6]	2
🍳 Parallel Flash Loader	r	About Documentation
Parameter 2 EDA 3 Summary		
pfl	Turn on the files you checkmark indicates in subsequent MegaV The MegaWizard Plug D:\Home\User\Deskt	wish to generate. A gray checkmark indicates a file that is automatically generated, and a green an optional file. Click Finish to generate the selected files. The state of each checkbox is maintained Wizard Plug-In Manager sessions. g-In Manager creates the selected files in the following directory: op/design_security/
ph_nach_accoss_granted	File	Description
	✓ pfl.v	Variation file
flash_addr[240]	pfl.inc	AHDL Include file
flash_data[150]	pfl. cmp	VHDL component declaration file
flash_nce +>	✓ pfl.bsf	Quartus II symbol file
flash_n we +>	pfl_inst.v	Instantiation template file
	✓ pfl_bb.v	Verilog HDL black-box file
flash_nadv →		
← pf[_clk ← fpga_ggm[2.0] fpga_data[7.0] → ← fpga_conf_done fpga_dck → ← fpga_nstatus fpga_nconfig → ← pfl_nreconfigure		
		Cancel < Back Next > Finish

Figure 3-13 Setting the PFL Megafunction Parameters(Step 5)

12. Click **Finish**. The Quartus II software generates the PFL megafunction in the form of the HDL file selected on Figure 3-8 and any additional files selected on Figure 3-13.

3.2.2 Input and Output Ports of the Parallel Flash Loader Megafunction

Figure 3-14 shows the symbol for the PFL megafunction. The functions of the PFL input and output ports, please refer Altera application note "*AN478: Using FPGA-Based ParallelFlash Loader with theQuartus II Software*".

pfl		
_ pfl_nreset p _ pfl_flash_access	ofl_flash_access_request _granted	
	flash_addr[240]	
	flash_data[150]	
	flash_nce -	
	flash_nw e –	
	flash_noe -	
	flash_clk -	
	flash_nadv -	
	flash_nreset -	
pfl_clk		
fpga_pgm[20]	fpga_data[70]	
fpga_conf_done	fpga_dclk -	
fpga_nstatus	fpga_nconfig -	
pfl_nreconfigure		
inst		

Figure 3-14 PFL Megafunction Symbol

This section only describe how to connect the input and output ports of the PFL megafunction as shown in Table 3-1. Please reference "*TR4_UserManual*" for more details.

Name	Connection
Pfl_nreset	VCC
Pfl_flash_access_granted	Pfl_flash_access_request
Pfl_clk	OSC_50_BANK2
Fpga_pgm[20]	GND
Pfl_nreconfigure	VCC
Flash_add[240]	FSM_A[251]
Flash_data[150]	FSM_D[150]
Flash_nce	FLASH_CE_n
Flash_nwe	FSM_WE_n
Flash_noe	FSM_OE_n
Flash_clk	FLASH_CLK
Flash_nadv	FLASH_ADV_n
Flash_nreset	FLASH_RESET_n

Table 3-1 the input and output ports of the PFL megafunction connection

After the connection finished as Table 3-1, the Block Diagram shown as Figure 3-15.



Figure 3-15 PFL symbol connection

After save it, click **Start Compilation** to compile the project, and <filename>.sof file are generated in the same project directory. Next, copy the <filename>.ekp and encrypted configuration file(.pof) generated in "3.1 Generate the .ekp File and Encrypt the Configuration File" to the same directory.

3.3 Programming the Parallel Flash Device, Encrypt Configuration

File, .ekp File

Perform the following steps to program the flash device in the Quartus II Programmer:

- 1. On the Tools menu in the Quartus II software, click **Programmer**.
- 2. In the Programmer window, click **Add File**. The **Select Programming File** dialog box appears, as shown in Figure 3-16.

🏷 Programmer - D:/Home	o/User/Desktop/design_security/tr4_golden_top - tr4_golden_top - [tr4 🔳 🗖 🗙
Ele Edit View Processing	<u>Tools Window</u>
Hardware Setup No Hard	Select Programming File
Enable real-time ISP to allow ba	Look in: 🔁 D: (Home (User/Desktop/design_security 🔽 🔾 🔾 🗘 💓 📰 🗐
	My Computer
	File name: tr4_golden_top.sof Open Files of type: Programming Files (*.sof *.pof *.jam *.jbc *.ekp *.jic) V Cancel
Adds the programming files to the p	

Figure 3-16 Adding SOF for PFL

- 3. Select the SOF of the user design that contains the PFL logic.
- 4. Click **Open**. The SOF name appears in the Programmer window.
- Select and right-click the SOF you just added. Click Attach Flash Device, as shown in Figure 3-17. The Select Flash Device dialog box appears as shown in Figure 3-18.



Figure 3-17 Attaching Flash Device

Device family	Device name	
ASC devices	CFI_128Mb	New
CFI Flash Memory NAND Flash Memory	CFI_16Mb	Import
Quad SPI Flash Memory	CFT_256Mb	Export
	CFI_512Mb	Edit
	CFI_64Mb	Remove
		Uncheck All

Figure 3-18 Selecting Flash Device

- 6. Under Device family, turn on **CFI Flash Memory**.
- 7. Under Device name, select the density of the flash device.
- 8. Click **OK** to go back to the Programmer window.
- 9. Select and right-click the device name. Click **Change File**. The **Select New Programming File** dialog box appears as shown in Figure 3-19.



Figure 3-19 Adding POF for Flash Programming Device

- 10. Select the POF of the flash device and click **Open**.
- 11. Under Program/Configure column, turn on all check box, as shown in Figure 3-20



Figure 3-20 Quartus II Programmer Showing PFL and POF of Flash Device

12. Click **Start** to configure the PFL and program the flash device. Then the Encrypted <filename>.pof file is stored in flash device on TR4 board.

13. Highlight <filename>.sof file, click **delete**. All files in the programmer window are excluded. Then click **Add file**, shown as Figure 3-16, select <filename>.ekp, and click **Open**, The programmer shown as Figure 3-21.



Figure 3-21 programmer .ekp file

- 14. Under Program/Configure column, turn on all check box.
- 15. Click Tools and select Option, the Option window appears ,as is show in Figure 3-22.

Programmer - D:/Home/User/Desktop/dest	ign_security/tr4_golden_top - tr4_golden_top - [tr4 📘 🗖 🗙
Ele Edit View Processing Tools Window	
Hardware 5 Dotions	
Enable real-1 Category:	Programmer
Image: Start Image: Start	Programmer Show checksum without usercode Initiate configuration after programming Display message when programming finishes Enable real-time ISP to allow background programming (for MAX II and MAX V devices) Halt on -chip gonfiguration controller Qutomatically check the Program/Configure checkbox when adding SOF file Configure volatile design security key (for Stratix III/IV GX and Arria II GX devices) Use the enhanced mode Serial Flash Loader (SFL) IP for factory default helper image Check block CRCs to accelerate PFL/SFL verification when available Enable ECC checking for NAND flash operation Unprotect EPCS devices selected for the erase/program operation V Automatically open as detached window

Figure 3-22 Option window

- 16. Make sure the item "Configure volatile design security key(for Stratix III/IV GX and Arria II GX device)" is not selected.
- 17. Click Start. The progress successful in moment. As is shown in Figure 3-22



Figure 3-22 successfully progress

At present, the encrypted <filename>.pof file is stored in flash device and also, programming the volatile key into the FPGAs, which is provide an external battery to retain the volatile key. Restart TR4, the encrypted <filename>.pof file stored in flash device will be the default code to configure

FPGA and boot TR4 board.

4 Verify design security feather with TR4 board

Two method will applied to verify whether the design security function.

4.1 The key do not match

We have realize that the key of encrypted <filename>.pof file and volatile key <filename>.ekp file are set to all "1", as is shown in Figure 3-5.Now, we generate a key which set as all "2" with the same method, as is shown in Figure 3-23.

SOF Fil	le Properties: Bitstream Encryption 🛛 🔀
Compress	sion re encrypted bitstream te key programming file: D:/Home/User/Desktop/design_security/funciph_2.ekp ey file
Key 1 file	: Open Save
Use s	ame file for Key 2
Key 2 file	: Open Save
Key entry Show Key 1: Key 2:	entered keys key1 - (22222222222222222222222222222222222
Design Se	curity Feature Disclaimer

Figure 3-23 generate all "2" key

And programmer the <filename>.ekp file to FPGA which is provide an external battery to retain the volatile key. as is shown in Figure 3-24.

🔖 Programmer =	D:/Hume/User/De	sktop/design_se	curity/tr4_	golden_top	- tr4_gul	den_t op	- [114		
<u>File E</u> dit <u>View</u> Pr	ocessing <u>T</u> ools <u>W</u> indo	W							
🔔 Hardware Setup	USB-Blaster [USB-0]		Mode: JTAG		Y Progre	ss:	100% (S	uccessful)	
Enable real-time ISF	P to allow background prog	ramming (for MAX 11 and	I MAX V devices)						
Mu Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	Secu Bi
Stop	funaph_2.ekp	EP45GX230	00000880	0000000					
Auto Detect									
X Delete									
Change File									
Save File	<u>د</u>		100						>
Add Device									
₽ up		RA							=
Down									
	EP4SG	(230							~

Figure 3-24 programmer the <filename>.ekp file to FPGA

Restart TR4, the TR4 will not work, because the key stored in flash is all "1", different the all "2"

key retained in FPGA.

Again, programmer all "1" key to FPGA, restart TR4 board, the TR4 will function as user's design.

4.2 Take off battery

Now, take off battery installed on the bottom of TR4 board, and power on TR4 board, it will not work, because no key is maintained in the FPGA to correspond the key stored in flash. Even though battery installed into battery holder, TR4 still do not work, because the key which is previously stored in FPGA has already "lost" when the battery token off.

If programmer all "1" key to FPGA which is provide an external battery to retain the volatile key. And restart TR4 board, the TR4 board work well again.

5 Conclusion

in TR4 FPGA development kit with design security features work well to protect user's designs against unauthorized copying, reverse engineering, and tampering of configuration files. The PFL feature available in Altera FPGAs enables you to use in-system programming to program parallel flash devices. The Quartus II software provides the tools necessary for you to program the parallel flash device through the FPGA's JTAG interface.

6 Referenced Documents

This application note references the following document: TERASIC TR4 CD TR4_UserManual TR4_Schematic

Altera application note and handbook

" AN556: Using the Design Security Features in Altera FPGAs". " AN478: Using FPGA-Based ParallelFlash Loader with theQuartus II Software". "Chapter 10: Configuration, Design Security, and Remote System Upgrades in Stratix IV Devices"

Document Revision History

Date	Version	Changes
2012.01.09	First publication	