<?xml version="1.0"?>
<?xml-stylesheet type="text/css" href="http://www.terasic.com.tw/wiki/skins/common/feed.css?270"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
		<id>http://www.terasic.com.tw/wiki/index.php?action=history&amp;feed=atom&amp;title=DE10_Advance_Board_Setup%3A_MSEL_Settings</id>
		<title>DE10 Advance Board Setup: MSEL Settings - Revision history</title>
		<link rel="self" type="application/atom+xml" href="http://www.terasic.com.tw/wiki/index.php?action=history&amp;feed=atom&amp;title=DE10_Advance_Board_Setup%3A_MSEL_Settings"/>
		<link rel="alternate" type="text/html" href="http://www.terasic.com.tw/wiki/index.php?title=DE10_Advance_Board_Setup:_MSEL_Settings&amp;action=history"/>
		<updated>2026-04-28T21:07:08Z</updated>
		<subtitle>Revision history for this page on the wiki</subtitle>
		<generator>MediaWiki 1.16.5</generator>

	<entry>
		<id>http://www.terasic.com.tw/wiki/index.php?title=DE10_Advance_Board_Setup:_MSEL_Settings&amp;diff=2830&amp;oldid=prev</id>
		<title>Bingxia: /* FPPx32 Mode (Default) */</title>
		<link rel="alternate" type="text/html" href="http://www.terasic.com.tw/wiki/index.php?title=DE10_Advance_Board_Setup:_MSEL_Settings&amp;diff=2830&amp;oldid=prev"/>
				<updated>2018-08-30T08:08:17Z</updated>
		
		<summary type="html">&lt;p&gt;&lt;span class=&quot;autocomment&quot;&gt;FPPx32 Mode (Default)&lt;/span&gt;&lt;/p&gt;
&lt;table style=&quot;background-color: white; color:black;&quot;&gt;
			&lt;col class='diff-marker' /&gt;
			&lt;col class='diff-content' /&gt;
			&lt;col class='diff-marker' /&gt;
			&lt;col class='diff-content' /&gt;
		&lt;tr valign='top'&gt;
		&lt;td colspan='2' style=&quot;background-color: white; color:black;&quot;&gt;← Older revision&lt;/td&gt;
		&lt;td colspan='2' style=&quot;background-color: white; color:black;&quot;&gt;Revision as of 08:08, 30 August 2018&lt;/td&gt;
		&lt;/tr&gt;&lt;tr&gt;&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 2:&lt;/td&gt;
&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 2:&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;The FPGA Configuration Mode Switch (MSEL) shown in Figure 2-1 is by default set to 001 (MSEL [2:0] = 001). The setting corresponds to FPGA configured from HPS software (in the SD Card) in FPP mode. '''If users want to boot with Linux VNC desktop, please setting MSEL switch in this mode'''.&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;The FPGA Configuration Mode Switch (MSEL) shown in Figure 2-1 is by default set to 001 (MSEL [2:0] = 001). The setting corresponds to FPGA configured from HPS software (in the SD Card) in FPP mode. '''If users want to boot with Linux VNC desktop, please setting MSEL switch in this mode'''.&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt;-&lt;/td&gt;&lt;td style=&quot;background: #ffa; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;#160;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt;+&lt;/td&gt;&lt;td style=&quot;background: #cfc; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;:::[[File:De10-advanced revc msel fppmode.jpg|500px]]&lt;/ins&gt;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt;-&lt;/td&gt;&lt;td style=&quot;background: #ffa; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;::::Figure 2-1 FPGA Configuration Mode Switch set in FPPx32 Mode &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;&amp;nbsp;  &amp;lt;font color=&amp;quot;red&amp;quot;&amp;gt;(TBD)&amp;lt;/font&amp;gt;&lt;/del&gt;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt;+&lt;/td&gt;&lt;td style=&quot;background: #cfc; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;:&lt;/ins&gt;::::Figure 2-1 FPGA Configuration Mode Switch set in FPPx32 Mode&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt;-&lt;/td&gt;&lt;td style=&quot;background: #ffa; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;#160;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt;+&lt;/td&gt;&lt;td style=&quot;background: #cfc; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;=AS Mode=&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;=AS Mode=&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;</summary>
		<author><name>Bingxia</name></author>	</entry>

	<entry>
		<id>http://www.terasic.com.tw/wiki/index.php?title=DE10_Advance_Board_Setup:_MSEL_Settings&amp;diff=2829&amp;oldid=prev</id>
		<title>Bingxia: /* AS Mode */</title>
		<link rel="alternate" type="text/html" href="http://www.terasic.com.tw/wiki/index.php?title=DE10_Advance_Board_Setup:_MSEL_Settings&amp;diff=2829&amp;oldid=prev"/>
				<updated>2018-08-30T07:35:25Z</updated>
		
		<summary type="html">&lt;p&gt;&lt;span class=&quot;autocomment&quot;&gt;AS Mode&lt;/span&gt;&lt;/p&gt;
&lt;table style=&quot;background-color: white; color:black;&quot;&gt;
			&lt;col class='diff-marker' /&gt;
			&lt;col class='diff-content' /&gt;
			&lt;col class='diff-marker' /&gt;
			&lt;col class='diff-content' /&gt;
		&lt;tr valign='top'&gt;
		&lt;td colspan='2' style=&quot;background-color: white; color:black;&quot;&gt;← Older revision&lt;/td&gt;
		&lt;td colspan='2' style=&quot;background-color: white; color:black;&quot;&gt;Revision as of 07:35, 30 August 2018&lt;/td&gt;
		&lt;/tr&gt;&lt;tr&gt;&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 9:&lt;/td&gt;
&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 9:&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;When the board is powered on and MSEL [2:0] is set to “010” (See Figure 2-2), the FPGA is configured from EPCQ.&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;When the board is powered on and MSEL [2:0] is set to “010” (See Figure 2-2), the FPGA is configured from EPCQ.&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt;-&lt;/td&gt;&lt;td style=&quot;background: #ffa; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;#160;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt;+&lt;/td&gt;&lt;td style=&quot;background: #cfc; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;:::[[File:De10-advanced revc msel asmode.jpg|500px]]&lt;/ins&gt;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt;-&lt;/td&gt;&lt;td style=&quot;background: #ffa; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;::::Figure 2-2 FPGA Configuration Mode Switch set in AS Mode &lt;del class=&quot;diffchange diffchange-inline&quot;&gt; &amp;lt;font color=&amp;quot;red&amp;quot;&amp;gt;(TBD)&amp;lt;/font&amp;gt;&lt;/del&gt;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt;+&lt;/td&gt;&lt;td style=&quot;background: #cfc; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;::&lt;/ins&gt;::::Figure 2-2 FPGA Configuration Mode Switch set in AS Mode&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;'''[[DE10-Advance Getting Start Guide revC#Chapter 2 Development Board Setup|Back]]'''&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;'''[[DE10-Advance Getting Start Guide revC#Chapter 2 Development Board Setup|Back]]'''&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;</summary>
		<author><name>Bingxia</name></author>	</entry>

	<entry>
		<id>http://www.terasic.com.tw/wiki/index.php?title=DE10_Advance_Board_Setup:_MSEL_Settings&amp;diff=2817&amp;oldid=prev</id>
		<title>Bingxia at 03:01, 30 August 2018</title>
		<link rel="alternate" type="text/html" href="http://www.terasic.com.tw/wiki/index.php?title=DE10_Advance_Board_Setup:_MSEL_Settings&amp;diff=2817&amp;oldid=prev"/>
				<updated>2018-08-30T03:01:22Z</updated>
		
		<summary type="html">&lt;p&gt;&lt;/p&gt;
&lt;table style=&quot;background-color: white; color:black;&quot;&gt;
			&lt;col class='diff-marker' /&gt;
			&lt;col class='diff-content' /&gt;
			&lt;col class='diff-marker' /&gt;
			&lt;col class='diff-content' /&gt;
		&lt;tr valign='top'&gt;
		&lt;td colspan='2' style=&quot;background-color: white; color:black;&quot;&gt;← Older revision&lt;/td&gt;
		&lt;td colspan='2' style=&quot;background-color: white; color:black;&quot;&gt;Revision as of 03:01, 30 August 2018&lt;/td&gt;
		&lt;/tr&gt;&lt;tr&gt;&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 11:&lt;/td&gt;
&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 11:&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;::::Figure 2-2 FPGA Configuration Mode Switch set in AS Mode&amp;nbsp; &amp;lt;font color=&amp;quot;red&amp;quot;&amp;gt;(TBD)&amp;lt;/font&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;::::Figure 2-2 FPGA Configuration Mode Switch set in AS Mode&amp;nbsp; &amp;lt;font color=&amp;quot;red&amp;quot;&amp;gt;(TBD)&amp;lt;/font&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td colspan=&quot;2&quot;&gt;&amp;nbsp;&lt;/td&gt;&lt;td class='diff-marker'&gt;+&lt;/td&gt;&lt;td style=&quot;background: #cfc; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&lt;ins style=&quot;color: red; font-weight: bold; text-decoration: none;&quot;&gt;&lt;/ins&gt;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td colspan=&quot;2&quot;&gt;&amp;nbsp;&lt;/td&gt;&lt;td class='diff-marker'&gt;+&lt;/td&gt;&lt;td style=&quot;background: #cfc; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&lt;ins style=&quot;color: red; font-weight: bold; text-decoration: none;&quot;&gt;&lt;/ins&gt;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td colspan=&quot;2&quot;&gt;&amp;nbsp;&lt;/td&gt;&lt;td class='diff-marker'&gt;+&lt;/td&gt;&lt;td style=&quot;background: #cfc; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&lt;ins style=&quot;color: red; font-weight: bold; text-decoration: none;&quot;&gt;'''[[DE10-Advance Getting Start Guide revC#Chapter 2 Development Board Setup|Back]]'''&lt;/ins&gt;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;</summary>
		<author><name>Bingxia</name></author>	</entry>

	<entry>
		<id>http://www.terasic.com.tw/wiki/index.php?title=DE10_Advance_Board_Setup:_MSEL_Settings&amp;diff=2816&amp;oldid=prev</id>
		<title>Bingxia: Created page with &quot;=FPPx32 Mode (Default)= The FPGA Configuration Mode Switch (MSEL) shown in Figure 2-1 is by default set to 001 (MSEL [2:0] = 001). The setting corresponds to FPGA configured from...&quot;</title>
		<link rel="alternate" type="text/html" href="http://www.terasic.com.tw/wiki/index.php?title=DE10_Advance_Board_Setup:_MSEL_Settings&amp;diff=2816&amp;oldid=prev"/>
				<updated>2018-08-30T03:00:33Z</updated>
		
		<summary type="html">&lt;p&gt;Created page with &amp;quot;=FPPx32 Mode (Default)= The FPGA Configuration Mode Switch (MSEL) shown in Figure 2-1 is by default set to 001 (MSEL [2:0] = 001). The setting corresponds to FPGA configured from...&amp;quot;&lt;/p&gt;
&lt;p&gt;&lt;b&gt;New page&lt;/b&gt;&lt;/p&gt;&lt;div&gt;=FPPx32 Mode (Default)=&lt;br /&gt;
The FPGA Configuration Mode Switch (MSEL) shown in Figure 2-1 is by default set to 001 (MSEL [2:0] = 001). The setting corresponds to FPGA configured from HPS software (in the SD Card) in FPP mode. '''If users want to boot with Linux VNC desktop, please setting MSEL switch in this mode'''.&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
::::Figure 2-1 FPGA Configuration Mode Switch set in FPPx32 Mode    &amp;lt;font color=&amp;quot;red&amp;quot;&amp;gt;(TBD)&amp;lt;/font&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
=AS Mode=&lt;br /&gt;
When the board is powered on and MSEL [2:0] is set to “010” (See Figure 2-2), the FPGA is configured from EPCQ.&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
::::Figure 2-2 FPGA Configuration Mode Switch set in AS Mode  &amp;lt;font color=&amp;quot;red&amp;quot;&amp;gt;(TBD)&amp;lt;/font&amp;gt;&lt;/div&gt;</summary>
		<author><name>Bingxia</name></author>	</entry>

	</feed>