<?xml version="1.0"?>
<?xml-stylesheet type="text/css" href="http://www.terasic.com.tw/wiki/skins/common/feed.css?270"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
		<id>http://www.terasic.com.tw/wiki/index.php?action=history&amp;feed=atom&amp;title=SoCKit_My_First_Nios</id>
		<title>SoCKit My First Nios - Revision history</title>
		<link rel="self" type="application/atom+xml" href="http://www.terasic.com.tw/wiki/index.php?action=history&amp;feed=atom&amp;title=SoCKit_My_First_Nios"/>
		<link rel="alternate" type="text/html" href="http://www.terasic.com.tw/wiki/index.php?title=SoCKit_My_First_Nios&amp;action=history"/>
		<updated>2026-05-20T09:36:14Z</updated>
		<subtitle>Revision history for this page on the wiki</subtitle>
		<generator>MediaWiki 1.16.5</generator>

	<entry>
		<id>http://www.terasic.com.tw/wiki/index.php?title=SoCKit_My_First_Nios&amp;diff=4141&amp;oldid=prev</id>
		<title>Admin: /* 1.1 Required Features */</title>
		<link rel="alternate" type="text/html" href="http://www.terasic.com.tw/wiki/index.php?title=SoCKit_My_First_Nios&amp;diff=4141&amp;oldid=prev"/>
				<updated>2020-04-25T12:09:09Z</updated>
		
		<summary type="html">&lt;p&gt;&lt;span class=&quot;autocomment&quot;&gt;1.1 Required Features&lt;/span&gt;&lt;/p&gt;
&lt;table style=&quot;background-color: white; color:black;&quot;&gt;
			&lt;col class='diff-marker' /&gt;
			&lt;col class='diff-content' /&gt;
			&lt;col class='diff-marker' /&gt;
			&lt;col class='diff-content' /&gt;
		&lt;tr valign='top'&gt;
		&lt;td colspan='2' style=&quot;background-color: white; color:black;&quot;&gt;← Older revision&lt;/td&gt;
		&lt;td colspan='2' style=&quot;background-color: white; color:black;&quot;&gt;Revision as of 12:09, 25 April 2020&lt;/td&gt;
		&lt;/tr&gt;&lt;tr&gt;&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 13:&lt;/td&gt;
&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 13:&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;* Nios II processor core, that’s where the software will be executed&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;* Nios II processor core, that’s where the software will be executed&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;* On-chip memory to store and run the software &amp;nbsp;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;* On-chip memory to store and run the software &amp;nbsp;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt;-&lt;/td&gt;&lt;td style=&quot;background: #ffa; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;* JTAG link for communication between the host computer and target &amp;nbsp;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt;+&lt;/td&gt;&lt;td style=&quot;background: #cfc; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;* JTAG link for communication between the host computer and target hardware (typically using a USB-BlasterII cable)&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt;-&lt;/td&gt;&lt;td style=&quot;background: #ffa; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;* &lt;/del&gt;hardware (typically using a USB-BlasterII cable)&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt;+&lt;/td&gt;&lt;td style=&quot;background: #cfc; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;* LED peripheral I/O (PIO), be used as indicators&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;* LED peripheral I/O (PIO), be used as indicators&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;</summary>
		<author><name>Admin</name></author>	</entry>

	<entry>
		<id>http://www.terasic.com.tw/wiki/index.php?title=SoCKit_My_First_Nios&amp;diff=4140&amp;oldid=prev</id>
		<title>Admin: /* 1.1 Required Features */</title>
		<link rel="alternate" type="text/html" href="http://www.terasic.com.tw/wiki/index.php?title=SoCKit_My_First_Nios&amp;diff=4140&amp;oldid=prev"/>
				<updated>2020-04-24T17:10:18Z</updated>
		
		<summary type="html">&lt;p&gt;&lt;span class=&quot;autocomment&quot;&gt;1.1 Required Features&lt;/span&gt;&lt;/p&gt;
&lt;table style=&quot;background-color: white; color:black;&quot;&gt;
			&lt;col class='diff-marker' /&gt;
			&lt;col class='diff-content' /&gt;
			&lt;col class='diff-marker' /&gt;
			&lt;col class='diff-content' /&gt;
		&lt;tr valign='top'&gt;
		&lt;td colspan='2' style=&quot;background-color: white; color:black;&quot;&gt;← Older revision&lt;/td&gt;
		&lt;td colspan='2' style=&quot;background-color: white; color:black;&quot;&gt;Revision as of 17:10, 24 April 2020&lt;/td&gt;
		&lt;/tr&gt;&lt;tr&gt;&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 29:&lt;/td&gt;
&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 29:&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑1 Start to Create a New Project'''&amp;lt;/div&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑1 Start to Create a New Project'''&amp;lt;/div&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt;-&lt;/td&gt;&lt;td style=&quot;background: #ffa; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_2.png|&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;500px&lt;/del&gt;]]&amp;lt;/div&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt;+&lt;/td&gt;&lt;td style=&quot;background: #cfc; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_2.png|&lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;700px&lt;/ins&gt;]]&amp;lt;/div&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt; '''Figure 1‑2 New Project Wizard'''&amp;lt;/div&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt; '''Figure 1‑2 New Project Wizard'''&amp;lt;/div&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 44:&lt;/td&gt;
&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 44:&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt;-&lt;/td&gt;&lt;td style=&quot;background: #ffa; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;&lt;/del&gt;3. Click '''Next''' to next window. We choose device family and device settings. You should choose settings the same as the Figure 1-5. Then click '''Next''' to next window as shown in Figure 1-6.&amp;lt;/div&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt;+&lt;/td&gt;&lt;td style=&quot;background: #cfc; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;3. Click '''Next''' to next window. We choose device family and device settings. You should choose settings the same as the Figure 1-5. Then click '''Next''' to next window as shown in Figure 1-6.&amp;lt;/div&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_5.png|500px]]&amp;lt;/div&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_5.png|500px]]&amp;lt;/div&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;</summary>
		<author><name>Admin</name></author>	</entry>

	<entry>
		<id>http://www.terasic.com.tw/wiki/index.php?title=SoCKit_My_First_Nios&amp;diff=4139&amp;oldid=prev</id>
		<title>Admin: /* Chapter 1Chpater1  Hardware Design */</title>
		<link rel="alternate" type="text/html" href="http://www.terasic.com.tw/wiki/index.php?title=SoCKit_My_First_Nios&amp;diff=4139&amp;oldid=prev"/>
				<updated>2020-04-24T17:05:19Z</updated>
		
		<summary type="html">&lt;p&gt;&lt;span class=&quot;autocomment&quot;&gt;Chapter 1Chpater1  Hardware Design&lt;/span&gt;&lt;/p&gt;
&lt;table style=&quot;background-color: white; color:black;&quot;&gt;
			&lt;col class='diff-marker' /&gt;
			&lt;col class='diff-content' /&gt;
			&lt;col class='diff-marker' /&gt;
			&lt;col class='diff-content' /&gt;
		&lt;tr valign='top'&gt;
		&lt;td colspan='2' style=&quot;background-color: white; color:black;&quot;&gt;← Older revision&lt;/td&gt;
		&lt;td colspan='2' style=&quot;background-color: white; color:black;&quot;&gt;Revision as of 17:05, 24 April 2020&lt;/td&gt;
		&lt;/tr&gt;&lt;tr&gt;&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 1:&lt;/td&gt;
&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 1:&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt;-&lt;/td&gt;&lt;td style=&quot;background: #ffa; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;= &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;&amp;lt;span style=&amp;quot;color:#000000;&amp;quot;&amp;gt;Chapter 1&amp;lt;/span&amp;gt;&lt;/del&gt;&amp;lt;span style=&amp;quot;color:#000000;&amp;quot;&amp;gt;Chpater1&amp;nbsp; &amp;lt;/span&amp;gt;Hardware Design =&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt;+&lt;/td&gt;&lt;td style=&quot;background: #cfc; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;= &amp;lt;span style=&amp;quot;color:#000000;&amp;quot;&amp;gt;Chpater1&amp;nbsp; &amp;lt;/span&amp;gt;Hardware Design =&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;</summary>
		<author><name>Admin</name></author>	</entry>

	<entry>
		<id>http://www.terasic.com.tw/wiki/index.php?title=SoCKit_My_First_Nios&amp;diff=4138&amp;oldid=prev</id>
		<title>Admin: /* 1.1 Required Features */</title>
		<link rel="alternate" type="text/html" href="http://www.terasic.com.tw/wiki/index.php?title=SoCKit_My_First_Nios&amp;diff=4138&amp;oldid=prev"/>
				<updated>2020-04-24T17:03:15Z</updated>
		
		<summary type="html">&lt;p&gt;&lt;span class=&quot;autocomment&quot;&gt;1.1 Required Features&lt;/span&gt;&lt;/p&gt;
&lt;table style=&quot;background-color: white; color:black;&quot;&gt;
			&lt;col class='diff-marker' /&gt;
			&lt;col class='diff-content' /&gt;
			&lt;col class='diff-marker' /&gt;
			&lt;col class='diff-content' /&gt;
		&lt;tr valign='top'&gt;
		&lt;td colspan='2' style=&quot;background-color: white; color:black;&quot;&gt;← Older revision&lt;/td&gt;
		&lt;td colspan='2' style=&quot;background-color: white; color:black;&quot;&gt;Revision as of 17:03, 24 April 2020&lt;/td&gt;
		&lt;/tr&gt;&lt;tr&gt;&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 25:&lt;/td&gt;
&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 25:&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;1. Launch Quartus II then select '''File'''-&amp;gt;'''New Project Wizard''', start to create a new project. See Figure 1-1and Figure 1-2.&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;1. Launch Quartus II then select '''File'''-&amp;gt;'''New Project Wizard''', start to create a new project. See Figure 1-1and Figure 1-2.&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt;-&lt;/td&gt;&lt;td style=&quot;background: #ffa; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_1.png|&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;500px&lt;/del&gt;]]&amp;lt;/div&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt;+&lt;/td&gt;&lt;td style=&quot;background: #cfc; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_1.png|&lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;300px&lt;/ins&gt;]]&amp;lt;/div&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑1 Start to Create a New Project'''&amp;lt;/div&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑1 Start to Create a New Project'''&amp;lt;/div&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;</summary>
		<author><name>Admin</name></author>	</entry>

	<entry>
		<id>http://www.terasic.com.tw/wiki/index.php?title=SoCKit_My_First_Nios&amp;diff=4136&amp;oldid=prev</id>
		<title>Admin: /* 1.1 Required Features */</title>
		<link rel="alternate" type="text/html" href="http://www.terasic.com.tw/wiki/index.php?title=SoCKit_My_First_Nios&amp;diff=4136&amp;oldid=prev"/>
				<updated>2020-04-24T17:02:27Z</updated>
		
		<summary type="html">&lt;p&gt;&lt;span class=&quot;autocomment&quot;&gt;1.1 Required Features&lt;/span&gt;&lt;/p&gt;
&lt;table style=&quot;background-color: white; color:black;&quot;&gt;
			&lt;col class='diff-marker' /&gt;
			&lt;col class='diff-content' /&gt;
			&lt;col class='diff-marker' /&gt;
			&lt;col class='diff-content' /&gt;
		&lt;tr valign='top'&gt;
		&lt;td colspan='2' style=&quot;background-color: white; color:black;&quot;&gt;← Older revision&lt;/td&gt;
		&lt;td colspan='2' style=&quot;background-color: white; color:black;&quot;&gt;Revision as of 17:02, 24 April 2020&lt;/td&gt;
		&lt;/tr&gt;&lt;tr&gt;&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 10:&lt;/td&gt;
&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 10:&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;The Nios II processor core is a soft-core central processing unit that you could program onto an Altera field programmable gate array (FPGA). This tutorial illustrates you to the basic flow covering hardware creation and software building. You are assumed to have the latest Quartus II and NIOS II EDS software installed and quite familiar with the operation of Windows OS. If you use a different Quartus II and NIOS II EDS version, there will have some small difference during the operation. You are also be assumed to possess a SoCKit development board (other kinds of dev. Board based on Altera FPGA chip also supported).&amp;lt;/div&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;The Nios II processor core is a soft-core central processing unit that you could program onto an Altera field programmable gate array (FPGA). This tutorial illustrates you to the basic flow covering hardware creation and software building. You are assumed to have the latest Quartus II and NIOS II EDS software installed and quite familiar with the operation of Windows OS. If you use a different Quartus II and NIOS II EDS version, there will have some small difference during the operation. You are also be assumed to possess a SoCKit development board (other kinds of dev. Board based on Altera FPGA chip also supported).&amp;lt;/div&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt;-&lt;/td&gt;&lt;td style=&quot;background: #ffa; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;The example NIOS II standard hardware system provides the following necessary components:* &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;&amp;lt;div style=&amp;quot;margin-left:0.63cm;margin-right:0cm;&amp;quot;&amp;gt;&lt;/del&gt;Nios II processor core, that’s where the software will be executed&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;&amp;lt;/div&amp;gt;&lt;/del&gt;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt;+&lt;/td&gt;&lt;td style=&quot;background: #cfc; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;The example NIOS II standard hardware system provides the following necessary components:&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td colspan=&quot;2&quot;&gt;&amp;nbsp;&lt;/td&gt;&lt;td class='diff-marker'&gt;+&lt;/td&gt;&lt;td style=&quot;background: #cfc; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;* Nios II processor core, that’s where the software will be executed&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;* On-chip memory to store and run the software &amp;nbsp;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;* On-chip memory to store and run the software &amp;nbsp;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;* JTAG link for communication between the host computer and target &amp;nbsp;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;* JTAG link for communication between the host computer and target &amp;nbsp;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;</summary>
		<author><name>Admin</name></author>	</entry>

	<entry>
		<id>http://www.terasic.com.tw/wiki/index.php?title=SoCKit_My_First_Nios&amp;diff=4135&amp;oldid=prev</id>
		<title>Admin: /* Chapter 1Chpater1  Hardware Design */</title>
		<link rel="alternate" type="text/html" href="http://www.terasic.com.tw/wiki/index.php?title=SoCKit_My_First_Nios&amp;diff=4135&amp;oldid=prev"/>
				<updated>2020-04-24T17:01:57Z</updated>
		
		<summary type="html">&lt;p&gt;&lt;span class=&quot;autocomment&quot;&gt;Chapter 1Chpater1  Hardware Design&lt;/span&gt;&lt;/p&gt;
&lt;table style=&quot;background-color: white; color:black;&quot;&gt;
			&lt;col class='diff-marker' /&gt;
			&lt;col class='diff-content' /&gt;
			&lt;col class='diff-marker' /&gt;
			&lt;col class='diff-content' /&gt;
		&lt;tr valign='top'&gt;
		&lt;td colspan='2' style=&quot;background-color: white; color:black;&quot;&gt;← Older revision&lt;/td&gt;
		&lt;td colspan='2' style=&quot;background-color: white; color:black;&quot;&gt;Revision as of 17:01, 24 April 2020&lt;/td&gt;
		&lt;/tr&gt;&lt;tr&gt;&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 6:&lt;/td&gt;
&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Line 6:&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;This tutorial provides comprehensive information that will help you understand how to create a FPGA based &amp;lt;span style=&amp;quot;color:#000000;&amp;quot;&amp;gt;SOPC&amp;lt;/span&amp;gt; system implementing on your FPGA development board and run software upon it.&amp;lt;/div&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;This tutorial provides comprehensive information that will help you understand how to create a FPGA based &amp;lt;span style=&amp;quot;color:#000000;&amp;quot;&amp;gt;SOPC&amp;lt;/span&amp;gt; system implementing on your FPGA development board and run software upon it.&amp;lt;/div&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt;-&lt;/td&gt;&lt;td style=&quot;background: #ffa; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;&amp;lt;div style&lt;/del&gt;=&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;&amp;quot;color:#000080;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;'''&lt;/del&gt;1.1 Required Features&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;'''&amp;lt;/div&amp;gt;&lt;/del&gt;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt;+&lt;/td&gt;&lt;td style=&quot;background: #cfc; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;=&lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;=&lt;/ins&gt;1.1 Required Features&lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;==&lt;/ins&gt;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;The Nios II processor core is a soft-core central processing unit that you could program onto an Altera field programmable gate array (FPGA). This tutorial illustrates you to the basic flow covering hardware creation and software building. You are assumed to have the latest Quartus II and NIOS II EDS software installed and quite familiar with the operation of Windows OS. If you use a different Quartus II and NIOS II EDS version, there will have some small difference during the operation. You are also be assumed to possess a SoCKit development board (other kinds of dev. Board based on Altera FPGA chip also supported).&amp;lt;/div&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt; &lt;/td&gt;&lt;td style=&quot;background: #eee; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;The Nios II processor core is a soft-core central processing unit that you could program onto an Altera field programmable gate array (FPGA). This tutorial illustrates you to the basic flow covering hardware creation and software building. You are assumed to have the latest Quartus II and NIOS II EDS software installed and quite familiar with the operation of Windows OS. If you use a different Quartus II and NIOS II EDS version, there will have some small difference during the operation. You are also be assumed to possess a SoCKit development board (other kinds of dev. Board based on Altera FPGA chip also supported).&amp;lt;/div&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;</summary>
		<author><name>Admin</name></author>	</entry>

	<entry>
		<id>http://www.terasic.com.tw/wiki/index.php?title=SoCKit_My_First_Nios&amp;diff=4134&amp;oldid=prev</id>
		<title>Admin: /* Chapter 1Chpater1  Hardware Design */</title>
		<link rel="alternate" type="text/html" href="http://www.terasic.com.tw/wiki/index.php?title=SoCKit_My_First_Nios&amp;diff=4134&amp;oldid=prev"/>
				<updated>2020-04-24T17:01:12Z</updated>
		
		<summary type="html">&lt;p&gt;&lt;span class=&quot;autocomment&quot;&gt;Chapter 1Chpater1  Hardware Design&lt;/span&gt;&lt;/p&gt;
&lt;a href=&quot;http://www.terasic.com.tw/wiki/index.php?title=SoCKit_My_First_Nios&amp;amp;diff=4134&amp;amp;oldid=4132&quot;&gt;Show changes&lt;/a&gt;</summary>
		<author><name>Admin</name></author>	</entry>

	<entry>
		<id>http://www.terasic.com.tw/wiki/index.php?title=SoCKit_My_First_Nios&amp;diff=4132&amp;oldid=prev</id>
		<title>Admin: Created page with &quot;  = &lt;span style=&quot;color:#000000;&quot;&gt;Chapter 1&lt;/span&gt;&lt;span style=&quot;color:#000000;&quot;&gt;Chpater1  &lt;/span&gt;Hardware Design =   &lt;div style=&quot;margin-left:0cm;margin-right:0cm;&quot;&gt;This tutorial pr...&quot;</title>
		<link rel="alternate" type="text/html" href="http://www.terasic.com.tw/wiki/index.php?title=SoCKit_My_First_Nios&amp;diff=4132&amp;oldid=prev"/>
				<updated>2020-04-24T16:53:58Z</updated>
		
		<summary type="html">&lt;p&gt;Created page with &amp;quot;  = &amp;lt;span style=&amp;quot;color:#000000;&amp;quot;&amp;gt;Chapter 1&amp;lt;/span&amp;gt;&amp;lt;span style=&amp;quot;color:#000000;&amp;quot;&amp;gt;Chpater1  &amp;lt;/span&amp;gt;Hardware Design =   &amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;This tutorial pr...&amp;quot;&lt;/p&gt;
&lt;p&gt;&lt;b&gt;New page&lt;/b&gt;&lt;/p&gt;&lt;div&gt;&lt;br /&gt;
&lt;br /&gt;
= &amp;lt;span style=&amp;quot;color:#000000;&amp;quot;&amp;gt;Chapter 1&amp;lt;/span&amp;gt;&amp;lt;span style=&amp;quot;color:#000000;&amp;quot;&amp;gt;Chpater1  &amp;lt;/span&amp;gt;Hardware Design =&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;This tutorial provides comprehensive information that will help you understand how to create a FPGA based &amp;lt;span style=&amp;quot;color:#000000;&amp;quot;&amp;gt;SOPC&amp;lt;/span&amp;gt; system implementing on your FPGA development board and run software upon it.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#000080;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;'''1.1 Required Features'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;The Nios II processor core is a soft-core central processing unit that you could program onto an Altera field programmable gate array (FPGA). This tutorial illustrates you to the basic flow covering hardware creation and software building. You are assumed to have the latest Quartus II and NIOS II EDS software installed and quite familiar with the operation of Windows OS. If you use a different Quartus II and NIOS II EDS version, there will have some small difference during the operation. You are also be assumed to possess a SoCKit development board (other kinds of dev. Board based on Altera FPGA chip also supported).&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
The example NIOS II standard hardware system provides the following necessary components:* &amp;lt;div style=&amp;quot;margin-left:0.63cm;margin-right:0cm;&amp;quot;&amp;gt;Nios II processor core, that’s where the software will be executed&amp;lt;/div&amp;gt;&lt;br /&gt;
* On-chip memory to store and run the software &lt;br /&gt;
* JTAG link for communication between the host computer and target &lt;br /&gt;
* hardware (typically using a USB-BlasterII cable)&lt;br /&gt;
* LED peripheral I/O (PIO), be used as indicators&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#000080;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;'''1.2 Creation of Hardware Design'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
This section describes the flow of how to create a hardware system including SOPC feature.&lt;br /&gt;
&lt;br /&gt;
1. Launch Quartus II then select '''File'''-&amp;gt;'''New Project Wizard''', start to create a new project. See Figure 1-1and Figure 1-2.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_1.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑1 Start to Create a New Project'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_2.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt; '''Figure 1‑2 New Project Wizard'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
2. Choose a working directory for this project, type project name and top-level entity name as shown in Figure 1-3. Then click '''Next''', you will see a window as shown in Figure 1-4.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_3.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt; '''Figure 1‑3 Input the working directory, the name of project, top-level design entity'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_4.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt; '''Figure 1‑4 New Project Wizard: Add Files [page 2 of 5]'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;3. Click '''Next''' to next window. We choose device family and device settings. You should choose settings the same as the Figure 1-5. Then click '''Next''' to next window as shown in Figure 1-6.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_5.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑5 New Project Wizard: Family &amp;amp; Device Settings [page 3 of 5]'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_6.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑6 New Project Wizard: EDA Tool Settings [page 4 of 5]'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
4. Click '''Next''' and will see a window as shown in Figure 1-7. Figure 1-7is a summary about our new project. Click '''Finish''' to finish new project. Figure 1-8show a new complete project.&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_7.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑7 New Project Wizard: Summary [page 5 of 5]'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_8.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt; '''Figure 1‑8 A New Complete Project'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;5. Choose '''Tools''' &amp;gt; '''Qsys '''to open new '''Qsys''' system wizard . See Figure 1-9and Figure 1-10.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_9.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑9 Qsys Menu'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_10.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑10 Create New Qsys System'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
6. '''Save as''' the '''System '''as shown in Figure 1-11.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_11.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;'''Figure 1‑11 Save System'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
7. Rename '''System Name''' as shown in Figure 1-12. Click '''Save''' and your will see a window as shown in Figure 1-13.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_12.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑12 Rename System'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_13.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑13 A New System'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;8. Click the Name of the Clock Settings table, rename '''clk_0 '''to '''clk_50'''. Press Enter to complete the update. See Figure 1-14.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_14.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt; '''Figure 1‑14 Rename Clock Name'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;9. Choose Library &amp;gt; Embedded Processors &amp;gt; Nios II Processor to open wizard of adding cpu component. See Figure 1-15 and Figure 1-16.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_15.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt; '''Figure 1‑15 Add Nios II Processor'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_16.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑16 Nios II Processor'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;10. Click '''Finish''' to return to main window as shown in Figure 1-17.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_17.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑17 Add Nios II CPU completely'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.847cm;margin-right:0cm;&amp;quot;&amp;gt;11. Choose '''nios2_qsys_0''' and right-click then choose '''rename''', after this, you can update '''nios2_qsys _0''' to '''nios2_qsys'''. See Figure 1-18 and Figure 1-19. &amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_18.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt; '''Figure 1‑18 Rename CPU name (1)'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_19.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑19 Rename CPU Name (2)'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;11. Connect the '''clk''' and '''clk_reset''' as shown in Figure 1-20. (clicking the hollow dots on the connection line. The dots become solid indicatingthe ports are connected.)&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_20.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;'''Figure 1‑20 Connect the clk and clk_reset'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
12. Choose '''Library''' &amp;gt; '''Interface Protocols''' &amp;gt; '''Serial''' &amp;gt; '''JTAG UART''' to open wizard of adding '''JTAG UART'''. See Figure 1-21 and Figure 1-22.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_21.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑21 Add JTAG UART (1)'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_22.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑22 JTAG UART (2)'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;13. Click '''Finish''' to close the wizard and return to the window as shown in Figure 1-.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_23.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑23 JTAG UART'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;14. Choose '''jtag_uart_0 '''and rename it to '''jtag_uart''' as shown in Figure 1-.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_24.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑24 Rename JTAG UAR'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;15. Connect the '''clk''' and '''clk_reset''' and '''data_master '''as shown in Figure 1-5.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.42cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_25.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0.42cm;margin-right:0cm;&amp;quot;&amp;gt;'''Figure 1‑25 Connect JTAG UART'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.635cm;margin-right:0cm;&amp;quot;&amp;gt;16. Choose '''Library''' &amp;gt; '''Memories and Memory Controllers '''&amp;gt; '''On-Chip''' &amp;gt; '''On-Chip Memory (RAM or ROM) '''to open wizard of adding On-Chip memory. See Figure 1-and Figure 1-.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_26.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑26 Add On-Chip Memory'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_27.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑27 On-Chip Memory Box'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.635cm;margin-right:0cm;&amp;quot;&amp;gt;17. Modify '''Total''' '''memory size''' to '''204800''' as shown in Figure 1-. Click '''Finish''' to return to the window as in Figure 1-29.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_28.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑28 Update Total memory size'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_29.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑29Add On-Chip memory Completely'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;18. Rename '''onchip_memory2_0''' to '''onchip_memory2''' as shown in Figure 1-30.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_30.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑30 Rename On-Chip memory'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;19. Connect the '''clk''' and '''clk_reset''' and '''data_master '''as shown in Figure 1-.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_31.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;'''Figure 1‑31 Connect On-Chip memory'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.635cm;margin-right:0cm;&amp;quot;&amp;gt;20.   Click '''nios2_qsys''' in the component list on the right part to edit the component. Update '''Reset vector''' and '''Exception Vector''' as shown in Figure 1-32. Then click '''Finish''' to return to the window as shown Figure 1-33. &amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_32.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑32 Update CPU settings'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_33.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑33 Update CPU settings Completely'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;21. Choose '''Library''' &amp;gt; '''Peripherals''' &amp;gt; '''Debug and Performance''' &amp;gt;'''System ID Peripheral''' to open wizard of adding '''System ID'''. See Figure 1-and Figure 1-.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_34.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;'''Figure 1‑34 Add System ID [0]'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_35.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;'''Figure 1‑35 Add System ID [1]'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.635cm;margin-right:0cm;&amp;quot;&amp;gt;22. Click '''Finish''' to close''' '''System ID Peripheral box and return to the window, rename '''sysid_qsys_0''' to '''sysid_qsys '''and connect the '''clk''' and '''clk_reset''' and '''data_master '''as shown in Figure 1-.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_36.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;'''Figure 1‑36 Add System ID [2]'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.635cm;margin-right:0cm;&amp;quot;&amp;gt;23. Choose '''Library''' &amp;gt; '''Peripherals''' &amp;gt; '''Microcontroller Peripherals''' &amp;gt;'''PIO (Parallel I/O)''' to open wizard of adding PIO. See Figure 1-and Figure 1-.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_37.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑37 Add PIO'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_38.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑38 Add PIO'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;24. Click '''Finish''' to close PIO box and return to the window as shown in Figure 1-.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_39.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑39 PIO'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;25. Rename '''pio_0''' to '''led''' as shown in Figure 1-40.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_40.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑40 Rename PIO'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.42cm;margin-right:0cm;&amp;quot;&amp;gt;26. Connect the '''clk''' and '''clk_reset''' and '''data_master '''as shown in Figure 1-.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0.42cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_41.jpg|500px]]'''Figure 1‑41''' '''Connect PIO'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;27. Export '''external_connection '''and Rename it to '''led''' as shown in Figure 1-.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_42.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;'''Figure 1‑42 Export external_connection'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
28. Choose '''System''' &amp;gt; '''Assign Base Addresses''' as shown in Figure 1-43. After that, you will find that there is no error in the message window as shown in Figure 1-44.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_43.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑43 Assign Base Addresses'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_44.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑44 No Errors'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;29. Assign '''Interrupt Numbers''' as shown in Figure 1-45. After that, you will find that there is no warings in the message window as shown in Figure 1-46.( In the '''IRQ '''column, connect the Nios II processor to the JTAG UART)&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_45.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;'''Figure 1‑45 Assign IRQ'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_46.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;'''Figure 1‑46 No Warings'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.635cm;margin-right:0cm;&amp;quot;&amp;gt;30. Click '''Generate tab''' and click '''Generate''' then pop a window as shown in Figure 1-. Click '''Save''' and the generation start. Figure 1-shows the generate process. If there is no error in the generation, the window will show successful as shown in Figure 1-.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_47.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt; '''Figure 1‑47 Generate Qsys'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_48.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑48 Generate Qsys'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_49.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑49 Generate Qsys Completely'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.635cm;margin-right:0cm;&amp;quot;&amp;gt;31. Click '''Close '''to close the dialog box''' '''and '''exit''' the '''Qsys''' and return to the window as shown in Figure 1-.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_50.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑50 Exit Qsys'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;32. Choose '''File''' &amp;gt; '''New''' to open new files wizard. See Figure 1-and Figure 1-.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_51.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑51 New Verilog file'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_52.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑52 New Verilog File'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;33. Choose '''Verilog HDL File''' and click '''OK''' to return to the window as shown in Figure 1-.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;Figure 1-show a blank verilog file.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_53.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑53 A blank verilog file'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.635cm;margin-right:0cm;&amp;quot;&amp;gt;34. Type verilog the following script as shown in Figure 1-54. The module '''SoCKit_Qsys''' of the code is from '''SoCKit _Qsys.v''' of the project. See 55 and Figure 1-56.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;&amp;lt;span style=&amp;quot;color:#008080;&amp;quot;&amp;gt;module My_First_NiosII(&amp;lt;/span&amp;gt;&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#008080;&amp;quot;&amp;gt;CLOCK_50,&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#008080;&amp;quot;&amp;gt;LED&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#008080;&amp;quot;&amp;gt;);&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;&amp;lt;span style=&amp;quot;color:#008080;&amp;quot;&amp;gt;input &amp;lt;/span&amp;gt;&amp;lt;span style=&amp;quot;color:#008080;&amp;quot;&amp;gt;CLOCK_50;&amp;lt;/span&amp;gt;&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;&amp;lt;span style=&amp;quot;color:#008080;&amp;quot;&amp;gt;output &amp;lt;/span&amp;gt;&amp;lt;span style=&amp;quot;color:#008080;&amp;quot;&amp;gt;[&amp;lt;/span&amp;gt;&amp;lt;span style=&amp;quot;color:#008080;&amp;quot;&amp;gt;3&amp;lt;/span&amp;gt;&amp;lt;span style=&amp;quot;color:#008080;&amp;quot;&amp;gt;:0] LED;&amp;lt;/span&amp;gt;&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;&amp;lt;span style=&amp;quot;color:#008080;&amp;quot;&amp;gt;SoCKit&amp;lt;/span&amp;gt;&amp;lt;span style=&amp;quot;color:#008080;&amp;quot;&amp;gt;_QSYS u0(&amp;lt;/span&amp;gt;&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;&amp;lt;span style=&amp;quot;color:#008080;&amp;quot;&amp;gt;.clk_clk (CLOCK_50),&amp;lt;/span&amp;gt;&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;&amp;lt;span style=&amp;quot;color:#008080;&amp;quot;&amp;gt;.led_export (LED),&amp;lt;/span&amp;gt;&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;&amp;lt;span style=&amp;quot;color:#008080;&amp;quot;&amp;gt;.reset_reset_n (1'b1)&amp;lt;/span&amp;gt;&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#008080;&amp;quot;&amp;gt;); &amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;&amp;lt;span style=&amp;quot;color:#008080;&amp;quot;&amp;gt;endmodule&amp;lt;/span&amp;gt;&amp;lt;span style=&amp;quot;color:#008080;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_54.jpg|500px]]&amp;lt;/span&amp;gt;&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑54 Input verilog Text'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt; [[Image: BAL_My_First_NiosII_pic_55.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;'''Figure 1‑55 Open SoCKit_QSYS.v'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_56.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑56 SoCKit_QSYS module'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.635cm;margin-right:0cm;&amp;quot;&amp;gt;35. Choose '''Save''' Icon in the tool bar. There will appear a window as shown in Figure 1-57. Click '''Save'''.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_57.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑57 Save Verilog file'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.847cm;margin-right:0cm;&amp;quot;&amp;gt;36. Add File in project as shown in Figure 1-58, add '''SoCKit_QSYS.qsys''' and '''SoCKit_QSYS.v '''to the project as shown in Figure 1-59 and Figure 1-60. it is &amp;lt;span style=&amp;quot;color:#2b2b2b;&amp;quot;&amp;gt;complete&amp;lt;/span&amp;gt;&amp;lt;span style=&amp;quot;color:#2b2b2b;&amp;quot;&amp;gt;d&amp;lt;/span&amp;gt; as shown in Figure 1-.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_58.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;'''Figure 1‑58 Add file'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_59.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;'''Figure 1‑59 Add file'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0.42cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_60.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0.42cm;margin-right:0cm;&amp;quot;&amp;gt;'''Figure 1‑60 Add file'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_61.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;'''Figure 1‑61 Add file completely'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.635cm;margin-right:0cm;&amp;quot;&amp;gt;37. Choose '''Processing''' &amp;gt; '''Start Compilation''' as shown in Figure 1-62. Figure 1-63 shows the compilation process.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_62.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑62 Start Compilation'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_63.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑63 Execute Compilation'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;Note: In the compilation, if there is the error which shows “Error: The core supply voltage of ‘1.0v’ is illegal for the currently selected part.”, you should modify the text “set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.0V” to “set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V” in the myfirst_niosii.qsf of the project.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;38. A window that shows successfully will appear as shown in Figure 1-64.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_64.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑64 Compilation project completely'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.635cm;margin-right:0cm;&amp;quot;&amp;gt;39. Choose '''Assignments''' &amp;gt; '''Pins''' to open pin planner as shown in Figure 1-65. Figure 1-66 show blank pins.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_65.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt; '''Figure 1‑65 Pins menu'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_66.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑66 Blank Pins'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;40. Input Location value as shown in Figure 1-67.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_67.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑67 Set Pins'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;41. Close the '''pin planner'''. Restart compilation the project as shown in Figure 1-68.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_68.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;'''Figure 1‑68 Compilation project again'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#000080;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;'''1.3 Download Hardware Design to Target FPGA'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
This section describes how to download the configuration file to the board.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;Download the FPGA configuration file (i.e. the SRAM Object File (.sof) that contains the NIOS II standard system) to the board by performing the following steps:&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
1. Connect the board to the host computer via the USB download cable.&lt;br /&gt;
&lt;br /&gt;
2. Apply power to the board.&lt;br /&gt;
&lt;br /&gt;
3. Start the Nios II Software Build Tools (SBT) for Eclipse.&lt;br /&gt;
&lt;br /&gt;
4. After the welcome page appears, click '''Workbench'''.&lt;br /&gt;
&lt;br /&gt;
5. Choose '''Nios II-'''&amp;gt;'''Quartus II Programmer'''.&lt;br /&gt;
&lt;br /&gt;
6. Click '''Auto Detect'''. The device on your development board should be detected automatically.&lt;br /&gt;
&lt;br /&gt;
7. Click the top row to highlight it.&lt;br /&gt;
&lt;br /&gt;
8. Click '''Change File'''.&lt;br /&gt;
&lt;br /&gt;
9. Browse to the My_First_NiosII project directory.&lt;br /&gt;
&lt;br /&gt;
10. Select the programming file (My_First_NiosII.sof) for your board.&lt;br /&gt;
&lt;br /&gt;
11. Click '''OK'''.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.635cm;margin-right:0cm;&amp;quot;&amp;gt;12. Click '''Hardware Setup''' in the top, left comer of the Quartus II programmer window. The Hardware Setup dialog box appears.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
13. Select USB-BlasterII from the '''Currently selected hardware''' drop-down list box.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:1.693cm;margin-right:0cm;&amp;quot;&amp;gt;Note: If the appropriate download cable does not appear in the list, you must first install drivers for the cable. Refer to Quartus II Help for information on how to install the driver. See Figure 1-69.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_69.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt; '''Figure 1‑69 Hardware Setup Window'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;14. Click '''Close'''.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
15. Turn on the '''Program/Configure''' option for the programming file.(See Figure 1-70 for an example).&lt;br /&gt;
&lt;br /&gt;
16. Click '''Start'''.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_70.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 1‑70 Quartus II Programmer'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;The Progress meter sweeps to 100% after the configuration finished. When configuration is complete, the FPGA is configured with the Nios II system, but it does not yet have a C program in memory to execute.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
= &amp;lt;span style=&amp;quot;color:#000000;&amp;quot;&amp;gt;C&amp;lt;/span&amp;gt;&amp;lt;span style=&amp;quot;color:#000000;&amp;quot;&amp;gt;hapter 2&amp;lt;/span&amp;gt;&amp;lt;span style=&amp;quot;color:#000000;&amp;quot;&amp;gt;Chpater2  &amp;lt;/span&amp;gt;NIOS II Softwar Build Tools for Eclipse =&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
This Chapter covers build flow of Nios II C coded software program. &lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;The Nios II Software Build Tools (SBT) for Eclipse is an easy-to-use graphical user interface (GUI) that automates build and makefile management. The Nios II SBT for Eclipse integrates a text editor, debugger, ,the BSP editor ,the Nios II flash programmer and the Quartus II Programmer. The included example software application templates make it easy for new software programmers to get started quickly. In this section you will use the Nios II SBT for Eclipse to compile a simple C language example software program to run on the Nios II standard system configured onto the FPGA on your development board. You will create a new software project, build it, and run it on the target hardware. You will also edit the project, re-build it, and set up a debug session.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#000080;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;'''2.1 Create the hello_world Example Project'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;In this section you will create a new NIOS II C/C++ application project based on an installed example. To begin, perform the following steps in the NIOS II SBT for Eclipse:&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
1. Return to the NIOS II Software Build Tools for Eclipse.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:1.48cm;margin-right:0cm;&amp;quot;&amp;gt;Note: you can close the Quartus II Programmer or leave it open in the background if you want to reload the processor system onto your development board quickly.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
2. Choose '''File''' &amp;gt; '''Switch Workspace''' to switch workspace. See Figure 2-12and Figure 2-13.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_71.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 2‑12 Switch Workspace (1)'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_72.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 2‑13 Switch Workspace (2)'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
3. Choose File-&amp;gt;New-&amp;gt;NIOS II Application and BSP from Template&amp;lt;span style=&amp;quot;color:#ff0000;&amp;quot;&amp;gt; &amp;lt;/span&amp;gt;open the New Project Wizard.&lt;br /&gt;
&lt;br /&gt;
4. In the New Project wizard, make sure the following things:&lt;br /&gt;
&lt;br /&gt;
● Under '''Target hardware information''', next to '''SOPC Information File name''', browse to locate the &amp;lt;design files directory&amp;gt; where the previously created hardware project resides as shown in Figure 2-14.&lt;br /&gt;
&lt;br /&gt;
● Select first_nios2_system.sopcinfo and click Open. You return to the Nios II Application and BSP from Template wizard showing current information for the '''SOPC Information File name '''and '''CPU name '''fields.&lt;br /&gt;
&lt;br /&gt;
● Select the '''Hello World''' project template.&lt;br /&gt;
&lt;br /&gt;
● Give the project a name. ('''hello_world_0''' is default name),there we rename it to My_First_NiosII. &lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_73.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 2‑14 Nios II-Ecplise New Project Wizard'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.423cm;margin-right:0cm;&amp;quot;&amp;gt;5. Click '''Finish'''. The''' NIOS II SBT for Eclipse '''creates the '''My_First_NiosII''' project and returns to the Nios II C/C++ project perspective. See Figure 2-15.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_74.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 2‑15 Ecplise Project Perspective for My_First_NiosII'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;When you create a new project, the NIOS II SBT for Eclipse creates two new projects in the NIOS II C/C++ Projects tab:&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
■ '''My_First_NiosII '''('''hello_world_0''' is default name) is your C/C++ application project. This project contains the source and header files for your application. &lt;br /&gt;
&lt;br /&gt;
■'''My_First_NiosII_bsp''' ('''hello_world_0_bsp''' is default name) is a board support package that encapsulates the details of theNios II system hardware.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;Note:When you build the system library for the first time the NIOS II SBT for Eclipse automatically generates files useful for software development, including:&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
● Installed IP device drivers, including SOPC component device drivers for the NIOS II hardware system&lt;br /&gt;
&lt;br /&gt;
● Newlib C library, which is a richly featured C library for the NIOS II processor.&lt;br /&gt;
&lt;br /&gt;
● NIOS software packages which includes NIOS II hardware abstraction layer, NicheStack TCP/IP Network stack, NIOS II host file system, NIOS II read-only zip file system and Micrium’s μC/OS-II real time operating system(RTOS).&lt;br /&gt;
&lt;br /&gt;
● '''system.h''', which is a header file that encapsulates your hardware system.&lt;br /&gt;
&lt;br /&gt;
● '''alt_sys_init.c''', which is an initialization file that initializes the devices in the system.&lt;br /&gt;
&lt;br /&gt;
● '''Hello_world_0.elf''', which is an executable and linked format file for the application located in hello_world_0 folder under Debug.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#000080;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;'''2.2 Build and Run the Program'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
In this section you will build and run the program to execute the compiled code.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;To build the program, right-click the''' My_First_NiosII''' project in the Nios II C/C++ Projects tab and choose '''Build Project'''. The '''Build Project''' dialog box appears and the '''Eclipse''' begins compiling the project. When compilation completes, a message ‘[My_First_NiosII build complete]’ will appear in the Console tab. The compilation time varies depending on your system. See Figure 2-16for an example.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_75.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 2‑16 My_First_NiosII Build Completed'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;After compilation complete, right-click the '''My_First_NiosII''' project, choose '''Run As''', and choose'''NIOS II Hardware'''. The Eclipse begins to download the program to the target FPGA developmentboard and begins execution. When the target hardware begins executing the program, the message ’'''Hello from Nios II!'''’ appears in the NIOS II SBT for Eclipse Console tab. See Figure 2-17for an example.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_76.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 2‑17 My_First_NiosII Program Output'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;Now you have created, compiled, and run your first software program based on NIOS II. And you can perform additional operations such as configuring the system properties, editing and re-building the application, and debugging the source code.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#000080;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;'''2.3 Edit and Re-Run the Program'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;You can modify the '''hello_world.c''' program file in the''' '''Eclipse, build it, and re-run the program to observe your changes executing on the target board. In this section you will add code that will make LED blink.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
Perform the following steps to modify and re-run the program:&lt;br /&gt;
&lt;br /&gt;
1. In the hello_world.c file, add the text shown in blue in the example below:&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;  &amp;lt;nowiki&amp;gt;#include &amp;lt;stdio.h&amp;gt;&amp;lt;/nowiki&amp;gt;&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;&amp;lt;nowiki&amp;gt;#include &amp;quot;system.h&amp;quot;&amp;lt;/nowiki&amp;gt;&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;&amp;lt;nowiki&amp;gt;#include &amp;quot;altera_avalon_pio_regs.h&amp;quot;&amp;lt;/nowiki&amp;gt;&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;int main()&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;{&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;printf(&amp;quot;Hello from Nios II!\n&amp;quot;);&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;span style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;int count = 0;&amp;lt;/span&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;int delay;&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;while(1)&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;{&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;span style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;IOWR_ALTERA_AVALON_PIO_DATA(LED_BASE, count &amp;amp; 0x&amp;lt;/span&amp;gt;&amp;lt;span style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;01&amp;lt;/span&amp;gt;&amp;lt;span style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;);&amp;lt;/span&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;delay = 0;&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;while(delay &amp;lt; 1000000)&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;{&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;delay++;&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;}&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;count++;&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;}&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;return 0;&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#00ccff;&amp;quot;&amp;gt;}&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
2. Save the project.&lt;br /&gt;
&lt;br /&gt;
3. Recompile the file by right-clicking '''My_First_NiosII''' in the NIOS II C/C++ Projects tab and choosing '''Run '''&amp;gt; '''Run As''' &amp;gt; '''Nios II Hardware'''.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:1.48cm;margin-right:0cm;&amp;quot;&amp;gt;Note: You do not need to build the project manually; the NIOS II SBT for Eclipse automatically re-builds the program before downloading it to the FPGA.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
4. Orient your development board so that you can observe LED blinking.&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#000080;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;'''2.4 Why the LED Blinks'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;The Nios II system description header file, '''system.h''', contains the software definitions, name, locations, base addresses, and settings for all of the components in the Nios II hardware system. The '''system.h''' file is located in the in the''' My_First_NiosII''' '''_bsp''' directory as shown in Figure 2-18.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_77.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 2‑18 System.h Location'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;If you look at the''' system.h''' file for the Nios II project example used in this tutorial, you will notice the '''led''' function. This function controls the LED. The Nios II processor controls the PIO ports (and thereby the LED) by reading and writing to the register map. For the PIO, there are four registers: '''data, direction, interrupt mask, and edge capture'''. To turn the LED on and off, the application writes to the PIO data register. &amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;The PIO core has an associated software file '''altera_avalon_pio_regs.h'''. This file defines the core’s register map, providing symbolic constants to access the low-level hardware. &amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
The'''altera_avalon_pio_regs.h '''&lt;br /&gt;
&lt;br /&gt;
file is located in''' altera'''\&amp;lt;version number&amp;gt;\'''ip\sopc_builder_ip\altera_avalon_pio'''.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;When you include the '''altera_avalon_pio_regs.h''' file, several useful functions that manipulate the PIO core registers are available to your program. In particular, the function &amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
IOWR_ALTERA_AVALON_PIO_DATA (base, data) &lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;can write to the PIO data register, turning the LED on and off. The PIO is just one of many SOPC peripherals that you can use in a system. To learn about the PIO core and other embedded peripheral cores, refer to Quartus II Version &amp;lt;version&amp;gt; Handbook Volume 5: Embedded Peripherals.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;When developing your own designs, you can use the software functions and resources that are provided with the Nios II HAL. Refer to the Nios II Software Developer’s Handbook for extensive documentation on developing your own Nios II processor-based software applications.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#000080;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;'''2.5 Debugging the Application'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;Before you can debug a project in the NIOS II SBT for Eclipse, you need to create a debug configuration that specifies how to run the software. To set up a debug configuration, perform the following steps:&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
1. In the '''hello_world.c''', double-click the front of the line which is needed to set breakpoint. See Figure 2-19.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_78.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt; '''Figure 2‑19 Set Breakpoint'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
2. To debug your application, right-click the application ('''hello_world_0''' by default) and choose '''Debug as &amp;gt; Nios II Hardware'''.&lt;br /&gt;
&lt;br /&gt;
3. If the '''Confirm Perspective Switch''' message box appears, click '''Yes'''.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;4. After a moment, the main () function appears in the editor. A blue arrow next to the first line of code indicates that execution stopped at that line.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
5. Choose '''Run'''-&amp;gt; '''Resume''' to resume execution.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;When debugging a project in the Nios II SBT for Eclipse, you can pause, stop or single step the program, set breakpoints, examine variables, and perform many other common debugging tasks.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:1.378cm;margin-right:0cm;&amp;quot;&amp;gt;Note: To return to the Nios II C/C++ project perspective from the debug perspective, click the two arrows &amp;gt;&amp;gt; in the top right corner of the GUI.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;color:#000080;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;'''2.6 Configure BSP Editor'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0cm;margin-right:0cm;&amp;quot;&amp;gt;In this section you will learn how to configure some advanced options about the target memory or other things. By performing the following steps, you can charge all the available settings:&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
1. In the Nios II SBT for Eclipse, right-click '''My_First_NiosII_bsp''' and choose '''Nios II-&amp;gt; BSP Editor'''. The '''BSP Editor''' dialog box opens.&lt;br /&gt;
&lt;br /&gt;
2. The '''Main''' page contains settings related to how the program interacts with the underlying hardware. The settings have names that correspond to the targeted NIOS II hardware.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:0.635cm;margin-right:0cm;&amp;quot;&amp;gt;3. In the '''Linker Script''' box, observe which memory has been assigned for '''Program memory(.text)''', '''Read-only data memory(.rodata)''', '''Read/write data memory(.rwdata)''', '''Heap memory, and Stack memory''', see Figure 2-20. These settings determine which memory is used to store the compiled executable program when the example '''My_First_NiosII''' programs runs. You can also specify which interface you want to use for stdio , stdin, and stderr. You can also add and configure an RTOS for your application and configure build options to support C++, reduced device drivers, etc.&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
4. Choose '''onchip_memory2''' for all the memory options in the '''Linker Script''' box. See Figure 2-20for an example.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt;[[Image: BAL_My_First_NiosII_pic_79.jpg|500px]]&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;text-align:center;&amp;quot;&amp;gt; '''Figure 2‑20 Configuring BSP'''&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
5. Click '''Exit''' to close the '''BSP Editor''' dialog box and return to the Eclipse workbench.&lt;br /&gt;
&lt;br /&gt;
&amp;lt;div style=&amp;quot;margin-left:1.48cm;margin-right:0cm;&amp;quot;&amp;gt;Note: If you make changes to the system properties or the Qsys properties or your hardware, you must rebuild your project. To rebuild, right-click the''' My_First_NiosII_BSP'''-&amp;gt;'''Nios II'''-&amp;gt;'''Generate BSP''' and then '''Rebuild Project.'''&amp;lt;/div&amp;gt;&lt;/div&gt;</summary>
		<author><name>Admin</name></author>	</entry>

	</feed>