Why DE10-Standard hasn't transceiver on HSMC
From Terasic Wiki
(Difference between revisions)
Bingxia (Talk | contribs)
(Created page with "'''Q:''' Why DE10-Standard equipped with Cyclone V SX FPGA, but no transceiver on HSMC?<br/><br/> '''A:''' It requires additional clock gen if add transceiver on HSMC, also mor...")
(Created page with "'''Q:''' Why DE10-Standard equipped with Cyclone V SX FPGA, but no transceiver on HSMC?<br/><br/> '''A:''' It requires additional clock gen if add transceiver on HSMC, also mor...")
Latest revision as of 08:36, 20 May 2018
Q: Why DE10-Standard equipped with Cyclone V SX FPGA, but no transceiver on HSMC?
A: It requires additional clock gen if add transceiver on HSMC, also more PCB layer is needed and cost will increase, consider that most of users won't use transceiver, so the board isn't implement the transceiver.
