Ax5soc Board Revision Document
From Terasic Wiki
(Difference between revisions)
(→Board Revision Details) |
(→Version Difference Report: From Version A to Version B) |
||
| Line 18: | Line 18: | ||
#*Replaced SW31 with a 2-channel DIP switch. | #*Replaced SW31 with a 2-channel DIP switch. | ||
#*Added the HPS_JTAG_BYPASS_n pin in MAX 10. | #*Added the HPS_JTAG_BYPASS_n pin in MAX 10. | ||
| - | |||
#HPS 2x6 GPIO Header Pin Assignment Change | #HPS 2x6 GPIO Header Pin Assignment Change | ||
#*Updated the HPS 2x6 GPIO Header pin assignment to be compatible with the Digilent Pmod pinout. | #*Updated the HPS 2x6 GPIO Header pin assignment to be compatible with the Digilent Pmod pinout. | ||
#*The new assignment includes one SPI (J16.1 to J16.4), one I2C (J16.9 to J16.10), and one GPIO (J16.8) (pages 16 and 29). | #*The new assignment includes one SPI (J16.1 to J16.4), one I2C (J16.9 to J16.10), and one GPIO (J16.8) (pages 16 and 29). | ||
Revision as of 11:07, 11 July 2024
How to Find the Atum A5 Development Kit Revision?
On the bottom view of the PCB, there is a seal mark for the board hardware version.
As shown in the figure below, if the letter inside the red circle is "A", it means that the PCB version is Rev.A.
Board Revision Details
Version Difference Report: From Version A to Version B
- Power Switch SW5 Label Correction
- The on/off label for SW5 in Version A was incorrect. In Version B, this has been corrected
- SD/eMMC Interface Modification
- Changed the SD/eMMC interface to a 4-bit connection.
- Reassigned the unused HPS IO pins to connect the HPS JTAG.
- Replaced SW31 with a 2-channel DIP switch.
- Added the HPS_JTAG_BYPASS_n pin in MAX 10.
- HPS 2x6 GPIO Header Pin Assignment Change
- Updated the HPS 2x6 GPIO Header pin assignment to be compatible with the Digilent Pmod pinout.
- The new assignment includes one SPI (J16.1 to J16.4), one I2C (J16.9 to J16.10), and one GPIO (J16.8) (pages 16 and 29).
