Terasic Host FPGA Board
From Terasic Wiki
(Difference between revisions)
(→Classic FPGA Development Board) |
(→SoC Platform (With ARM or ATOM Processor)) |
||
| (One intermediate revision not shown) | |||
| Line 28: | Line 28: | ||
*[[Atum_A5_Development_Kit_TopPage|Atum A5 Development Kit]] | *[[Atum_A5_Development_Kit_TopPage|Atum A5 Development Kit]] | ||
*[[DE25-Standard_TopPage|DE25-Standard]] | *[[DE25-Standard_TopPage|DE25-Standard]] | ||
| + | *[[DE25-Nano_TopPage|DE25-Nano]] | ||
| + | *[[Comet_A65_TopPage|Comet_A65]] | ||
== ASIC Prototyping Board == | == ASIC Prototyping Board == | ||
Latest revision as of 09:48, 7 May 2026
Contents |
High Profile PCIe Board
- Mercury A2700 Accelerator Card(MA27)
- Agilex 7 FPGA Starter Kit(A7SK)
- DE10-Agilex
- DE10-Pro
- DE5a-NET
- DE5a-NET-DDR4
- DE5-NET
- DE4
- TR10a-HL
- TR10a-HL2
- TR10a-LPQ
- HERO
SoC Platform (With ARM or ATOM Processor)
- VPX-A5SOC
- HAN Pilot Platform
- TSoM
- Apollo_S10_SoM
- Apollo_Agilex_SoM
- Atum A5 Development Kit
- DE25-Standard
- DE25-Nano
- Comet_A65
