Terasic Host FPGA Board

From Terasic Wiki

Revision as of 13:49, 16 September 2024 (view source) Admin (Talk | contribs) (→SoC Platform (With ARM or ATOM Processor)) ← Older edit		Latest revision as of 14:21, 3 November 2025 (view source) Admin (Talk | contribs) (→Classic FPGA Development Board)
Line 42:		Line 42:
	*[[DE10-Lite_TopPage|DE10-Lite]]		*[[DE10-Lite_TopPage|DE10-Lite]]
	*[[DE-Core_TopPage|T-Core]]		*[[DE-Core_TopPage|T-Core]]
		+	*[[DE23-Lite_TopPage|DE23-Lite]]
	== Multi-Media Platform ==		== Multi-Media Platform ==
	*[[VEEK-MT2S_TopPage|VEEK-MT2S]]		*[[VEEK-MT2S_TopPage|VEEK-MT2S]]

---

Latest revision as of 14:21, 3 November 2025

Contents 1 High Profile PCIe Board 2 SoC Platform (With ARM or ATOM Processor) 3 ASIC Prototyping Board 4 Classic FPGA Development Board 5 Multi-Media Platform

High Profile PCIe Board

• Mercury A2700 Accelerator Card(MA27)
• Agilex 7 FPGA Starter Kit(A7SK)
• DE10-Agilex
• DE10-Pro
• DE5a-NET
• DE5a-NET-DDR4
• DE5-NET
• DE4
• TR10a-HL
• TR10a-HL2
• TR10a-LPQ
• HERO

SoC Platform (With ARM or ATOM Processor)

• HAN
• DE10-Standard
• DE10-Nano
• DE0-Nano-SOC/Atlas-SoC
• DE1-SoC
• SoCKit

• VPX-A5SOC
• HAN Pilot Platform
• TSoM
• Apollo_S10_SoM
• Apollo_Agilex_SoM
• Atum A5 Development Kit
• DE25-Standard

ASIC Prototyping Board

• TR5
• TR4
• Altera Arria V GX Starter Kit(A5SK)
• Cyclone V GT FPGA Development Kit(C5GT)

Classic FPGA Development Board

• TSP
• DE0-CV
• DE2-115
• DE0-Nano
• DE10-Lite
• T-Core
• DE23-Lite

Multi-Media Platform

• VEEK-MT2S