DE-Core Reserve Area manual
From Terasic Wiki
(Difference between revisions)
| Line 36: | Line 36: | ||
|GPIO16|| PIN_T22|| GPIO Connection [16]|| 3.3-V LVTTL | |GPIO16|| PIN_T22|| GPIO Connection [16]|| 3.3-V LVTTL | ||
|- | |- | ||
| - | |GPIO17|| PIN_AA21| GPIO Connection [17]|| 3.3-V LVTTL | + | |GPIO17|| PIN_AA21|| GPIO Connection [17]|| 3.3-V LVTTL |
|- | |- | ||
|GPIO18|| PIN_T21|| GPIO Connection [18]|| 3.3-V LVTTL | |GPIO18|| PIN_T21|| GPIO Connection [18]|| 3.3-V LVTTL | ||
Revision as of 10:35, 9 July 2019
| Signal Name | FPGA Pin No. | Description | I/O Standard |
|---|---|---|---|
| GPIO0 | PIN_H21 | GPIO Connection [0] | 3.3-V LVTTL |
| GPIO1 | PIN_H22 | GPIO Connection [1] | 3.3-V LVTTL |
| GPIO2 | PIN_J21 | GPIO Connection [2] | 3.3-V LVTTL |
| GPIO3 | PIN_J22 | GPIO Connection [3] | 3.3-V LVTTL |
| GPIO4 | PIN_G19 | GPIO Connection [4] | 3.3-V LVTTL |
| GPIO5 | PIN_G20 | GPIO Connection [5] | 3.3-V LVTTL |
| GPIO6 | PIN_F22 | GPIO Connection [6] | 3.3-V LVTTL |
| GPIO7 | PIN_G22 | GPIO Connection [7] | 3.3-V LVTTL |
| GPIO8 | PIN_E21 | GPIO Connection [8] | 3.3-V LVTTL |
| GPIO9 | PIN_E22 | GPIO Connection [9] | 3.3-V LVTTL |
| GPIO10 | PIN_Y4 | GPIO Connection [10] | 3.3-V LVTTL |
| GPIO11 | PIN_AA1 | GPIO Connection [11] | 3.3-V LVTTL |
| GPIO12 | PIN_Y3 | GPIO Connection [12] | 3.3-V LVTTL |
| GPIO13 | PIN_Y2 | GPIO Connection [13] | 3.3-V LVTTL |
| GPIO14 | PIN_Y1 | GPIO Connection [14] | 3.3-V LVTTL |
| GPIO15 | PIN_AA2 | GPIO Connection [15] | 3.3-V LVTTL |
| GPIO16 | PIN_T22 | GPIO Connection [16] | 3.3-V LVTTL |
| GPIO17 | PIN_AA21 | GPIO Connection [17] | 3.3-V LVTTL |
| GPIO18 | PIN_T21 | GPIO Connection [18] | 3.3-V LVTTL |
| GPIO19 | PIN_T19 | GPIO Connection [19] | 3.3-V LVTTL |
| GPIO20 | PIN_U22 | GPIO Connection [20] | 3.3-V LVTTL |
| GPIO21 | PIN_AA22 | GPIO Connection [21] | 3.3-V LVTTL |
| GPIO22 | PIN_U21 | GPIO Connection [22] | 3.3-V LVTTL |
| GPIO23 | PIN_T20 | GPIO Connection [23] | 3.3-V LVTTL |
