<?xml version="1.0"?>
<?xml-stylesheet type="text/css" href="http://www.terasic.com.tw/wiki/skins/common/feed.css?270"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
		<id>http://www.terasic.com.tw/wiki/index.php?feed=atom&amp;namespace=0&amp;title=Special%3ANewPages</id>
		<title>Terasic Wiki - New pages [en]</title>
		<link rel="self" type="application/atom+xml" href="http://www.terasic.com.tw/wiki/index.php?feed=atom&amp;namespace=0&amp;title=Special%3ANewPages"/>
		<link rel="alternate" type="text/html" href="http://www.terasic.com.tw/wiki/Special:NewPages"/>
		<updated>2026-06-06T14:13:41Z</updated>
		<subtitle>From Terasic Wiki</subtitle>
		<generator>MediaWiki 1.16.5</generator>

	<entry>
		<id>http://www.terasic.com.tw/wiki/Atum_A5_FAQ01</id>
		<title>Atum A5 FAQ01</title>
		<link rel="alternate" type="text/html" href="http://www.terasic.com.tw/wiki/Atum_A5_FAQ01"/>
				<updated>2026-05-27T07:14:20Z</updated>
		
		<summary type="html">&lt;p&gt;Admin: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;== Troubleshooting ==&lt;br /&gt;
&lt;br /&gt;
=== 2.5G Ethernet Connectivity Issues ===&lt;br /&gt;
&lt;br /&gt;
If you encounter issues with the 2.5G Ethernet functionality on the Atum A5 development kit, please verify the hardware switch settings first.&lt;br /&gt;
&lt;br /&gt;
==== Problem Description ====&lt;br /&gt;
The 2.5G Ethernet interface fails to establish a link or is unable to transmit data.&lt;br /&gt;
&lt;br /&gt;
==== Solution ====&lt;br /&gt;
Please ensure that the '''SW26''' slide switch is configured correctly. This switch is used to set the Ethernet PHY address (PHY_ADR). If the setting is incorrect, the system will fail to identify the PHY chip properly.&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
[[File:Atum A5 2.5G Ethernet Connectivity Issues.png|400px]]&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
'''Correct Switch Settings:'''&lt;br /&gt;
Set '''SW26.1 to ON''', and ensure all other switches (SW26.2, SW26.3, SW26.4) are set to '''OFF'''.&lt;br /&gt;
&lt;br /&gt;
{| class=&amp;quot;wikitable&amp;quot; style=&amp;quot;text-align: center;&amp;quot;&lt;br /&gt;
|+ Table 2-6 SW26 Settings&lt;br /&gt;
! Switch !! State !! Description&lt;br /&gt;
|-&lt;br /&gt;
| '''SW26.1''' || '''ON''' || '''Select 000 for PHYAD[4:2]'''&lt;br /&gt;
|-&lt;br /&gt;
| SW26.2 || OFF || Deselect 001 for PHYAD[4:2]&lt;br /&gt;
|-&lt;br /&gt;
| SW26.3 || OFF || Deselect 010 for PHYAD[4:2]&lt;br /&gt;
|-&lt;br /&gt;
| SW26.4 || OFF || Deselect 111 for PHYAD[4:2]&lt;br /&gt;
|}&lt;/div&gt;</summary>
		<author><name>Admin</name></author>	</entry>

	<entry>
		<id>http://www.terasic.com.tw/wiki/Atum_A5_FAQ</id>
		<title>Atum A5 FAQ</title>
		<link rel="alternate" type="text/html" href="http://www.terasic.com.tw/wiki/Atum_A5_FAQ"/>
				<updated>2026-05-27T07:13:50Z</updated>
		
		<summary type="html">&lt;p&gt;Admin: Created page with &amp;quot;*2.5G Ethernet Connectivity Issues&amp;quot;&lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;*[[Atum A5 FAQ01|2.5G Ethernet Connectivity Issues]]&lt;/div&gt;</summary>
		<author><name>Admin</name></author>	</entry>

	<entry>
		<id>http://www.terasic.com.tw/wiki/Comet_A65_SOM_and_Carrier_Board_Revision_Document</id>
		<title>Comet A65 SOM and Carrier Board Revision Document</title>
		<link rel="alternate" type="text/html" href="http://www.terasic.com.tw/wiki/Comet_A65_SOM_and_Carrier_Board_Revision_Document"/>
				<updated>2026-05-07T02:17:06Z</updated>
		
		<summary type="html">&lt;p&gt;Admin: /* How to Find the Revision of Comet A65 OM and Carrier board? */&lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;=How to Find the Revision of Comet A65 SOM and Carrier board?=&lt;br /&gt;
&lt;br /&gt;
On the bottom view of the PCB, there is a seal mark for the board hardware&lt;br /&gt;
version.&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
As shown in the figure below, if the letter inside the red circle is &amp;quot;'''C0'''&amp;quot;, it means that the PCB version is '''Rev.C'''.&lt;br /&gt;
&amp;quot;'''B0'''&amp;quot; for '''Rev.B'''.&lt;br /&gt;
&lt;br /&gt;
==== Comet A65 SOM ====&lt;br /&gt;
[[File:Comet-A65 som version.jpg|400px]]&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
==== Comet A65 Carrier Board ====&lt;br /&gt;
&lt;br /&gt;
[[File:Comet-A65 carrier version.jpg|600px]]&lt;br /&gt;
&lt;br /&gt;
== Comet A65 SOM and Carrier Board Revision Document ==&lt;br /&gt;
&lt;br /&gt;
This document records the hardware revision history of the Comet A65 System-on-Module (SOM) and Carrier Board.&lt;br /&gt;
&lt;br /&gt;
{| class=&amp;quot;wikitable&amp;quot; style=&amp;quot;width:100%&amp;quot;&lt;br /&gt;
|- style=&amp;quot;background-color:#f0f0f0&amp;quot;&lt;br /&gt;
! Revision !! Release Date !! Summary of Changes&lt;br /&gt;
|-&lt;br /&gt;
| Rev C || May 2026 || 1. SOM FPGA changed from Engineering Sample (ES) to Production version.&amp;lt;br&amp;gt;2. Carrier Board power input connector changed.&lt;br /&gt;
|-&lt;br /&gt;
| Rev B || 2025 || Initial Release.&lt;br /&gt;
|}&lt;br /&gt;
&lt;br /&gt;
=== Hardware Revision History ===&lt;br /&gt;
&lt;br /&gt;
==== Comet A65 SOM ====&lt;br /&gt;
&lt;br /&gt;
{| class=&amp;quot;wikitable&amp;quot;&lt;br /&gt;
|- style=&amp;quot;background-color:#f0f0f0&amp;quot;&lt;br /&gt;
! Board Revision !! FPGA Part Number !! Description&lt;br /&gt;
|-&lt;br /&gt;
| '''Rev C''' || A5ED065BB32AE4S || Upgraded to Production FPGA Silicon.&lt;br /&gt;
|-&lt;br /&gt;
| '''Rev B''' || A5ED065BB32AE4SR0 || Engineering Sample (ES) FPGA Silicon.&lt;br /&gt;
|}&lt;br /&gt;
&lt;br /&gt;
==== Comet A65 Carrier Board ====&lt;br /&gt;
&lt;br /&gt;
{| class=&amp;quot;wikitable&amp;quot;&lt;br /&gt;
|- style=&amp;quot;background-color:#f0f0f0&amp;quot;&lt;br /&gt;
! Board Revision !! Power Connector !! Description&lt;br /&gt;
|-&lt;br /&gt;
| '''Rev C''' || 2x3 Pin Header || Power input changed from DC Jack to a 2x3 header for improved physical connection and stability.&lt;br /&gt;
|-&lt;br /&gt;
| '''Rev B''' || DC Power Jack || Standard DC power jack input.&lt;br /&gt;
|}&lt;br /&gt;
&lt;br /&gt;
---&lt;br /&gt;
&lt;br /&gt;
=== Change Details ===&lt;br /&gt;
&lt;br /&gt;
==== 1. FPGA Part Number Change (SOM) ====&lt;br /&gt;
In '''Rev C''', the FPGA on the Comet A65 SOM has been updated from the Engineering Sample (ES) to the fully qualified Production version.&lt;br /&gt;
* '''Old (Rev B):''' A5ED065BB32AE4SR0 (ES)&lt;br /&gt;
* '''New (Rev C):''' A5ED065BB32AE4S (Production)&lt;br /&gt;
&amp;lt;blockquote&amp;gt;&lt;br /&gt;
'''Note:''' The Production FPGA offers optimized power performance and long-term stability. It is highly recommended to use the Rev C SOM for all new project developments and mass production.&lt;br /&gt;
&amp;lt;/blockquote&amp;gt;&lt;br /&gt;
&lt;br /&gt;
==== 2. Power Input Connector Change (Carrier Board) ====&lt;br /&gt;
The power input interface on the Carrier Board has been modified to accommodate industrial requirements and provide a more robust connection.&lt;br /&gt;
* '''Old (Rev B):''' Standard DC Power Jack.&lt;br /&gt;
* '''New (Rev C):''' '''2x3 Pin Header'''. This change provides a more secure locking mechanism and better current-carrying capacity for demanding applications. &lt;br /&gt;
&lt;br /&gt;
''(Optional: Insert images comparing the Rev B DC Jack and the Rev C 2x3 Header here to help users identify their board version visually.)''&lt;br /&gt;
&lt;br /&gt;
[[Category:Comet A65]]&lt;br /&gt;
[[Category:Hardware Revision Document]]&lt;/div&gt;</summary>
		<author><name>Admin</name></author>	</entry>

	<entry>
		<id>http://www.terasic.com.tw/wiki/Comet_A65_Document</id>
		<title>Comet A65 Document</title>
		<link rel="alternate" type="text/html" href="http://www.terasic.com.tw/wiki/Comet_A65_Document"/>
				<updated>2026-05-07T01:52:17Z</updated>
		
		<summary type="html">&lt;p&gt;Admin: Created page with &amp;quot;*Board Revision Document&amp;quot;&lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;*[[Comet A65 SOM and Carrier Board Revision Document|Board Revision Document]]&lt;/div&gt;</summary>
		<author><name>Admin</name></author>	</entry>

	<entry>
		<id>http://www.terasic.com.tw/wiki/Comet_A65_TopPage</id>
		<title>Comet A65 TopPage</title>
		<link rel="alternate" type="text/html" href="http://www.terasic.com.tw/wiki/Comet_A65_TopPage"/>
				<updated>2026-05-07T01:49:13Z</updated>
		
		<summary type="html">&lt;p&gt;Admin: Created page with &amp;quot;*Document&amp;quot;&lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;*[[Comet_A65_Document|Document]]&lt;/div&gt;</summary>
		<author><name>Admin</name></author>	</entry>

	<entry>
		<id>http://www.terasic.com.tw/wiki/Altera_USB_Blaster_III_Driver_Installation_Instructions</id>
		<title>Altera USB Blaster III Driver Installation Instructions</title>
		<link rel="alternate" type="text/html" href="http://www.terasic.com.tw/wiki/Altera_USB_Blaster_III_Driver_Installation_Instructions"/>
				<updated>2026-03-23T05:48:04Z</updated>
		
		<summary type="html">&lt;p&gt;Admin: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;'''The following installation steps are taken from the [https://docs.altera.com/r/docs/864466/current/usb-blaster-iii-fpga-development-cable-user-guide/installing-the-usb-blaster-iii-fpga-development-cable-on-windows-systems |USB Blaster III FPGA Development Cable User Guide].'''&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
To access the cable, the Quartus® Prime software uses the built-in Red Hat USB drivers, the USB file system (usbfs). By default, root is the only user allowed to use usbfs. You must have system administration (root) privileges to configure the USB Blaster III FPGA Development Cable drivers.&lt;br /&gt;
&lt;br /&gt;
1.Create a file named /etc/udev/rules.d/51-usbblaster.rules and add the following lines to it.&lt;br /&gt;
&amp;lt;pre&amp;gt;&lt;br /&gt;
# USB Blaster III &lt;br /&gt;
SUBSYSTEM==&amp;quot;usb&amp;quot;, ENV{DEVTYPE}==&amp;quot;usb_device&amp;quot;, ATTR{idVendor}==&amp;quot;09fb&amp;quot;, ATTR{idProduct}==&amp;quot;6023&amp;quot;, MODE=&amp;quot;0666&amp;quot;, NAME=&amp;quot;bus/usb/$env{BUSNUM}/$env{DEVNUM}&amp;quot;, RUN+=&amp;quot;/bin/chmod 0666 %c&amp;quot; &lt;br /&gt;
&amp;lt;/pre&amp;gt;&lt;br /&gt;
&lt;br /&gt;
'''Important''': Do not add extra line breaks to the .rules file.&lt;br /&gt;
&lt;br /&gt;
'''Note''': The .rules file may already exist if you have installed an earlier USB Blaster version.&lt;br /&gt;
&lt;br /&gt;
2.After the usbblaster.rules file has been updated a reboot or reload of the udev rules is required. To reload, root access is required to run the command:&lt;br /&gt;
&amp;lt;pre&amp;gt;&lt;br /&gt;
udevadm control --reload-rules &amp;amp;&amp;amp; udevadm trigger&lt;br /&gt;
&amp;lt;/pre&amp;gt;&lt;br /&gt;
3.Complete your installation by setting up the programming hardware in the Quartus® Prime software. Refer to the Programming with Your USB Blaster III FPGA Development Cable section.&lt;/div&gt;</summary>
		<author><name>Admin</name></author>	</entry>

	</feed>