Why the FPGA side using SDRAM instead of DDR3

From Terasic Wiki

Revision as of 08:33, 20 May 2018 by Bingxia (Talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

Q: Why the FPGA side using SDRAM instead of DDR3?

A: DE10-Standard is mostly for colleges, the board has six 7-segment displays, ten slide switches, 4 push-buttons and so on, so no pins assigned for DDR3.


Back

Retrieved from "http://www.terasic.com.tw/wiki/Why_the_FPGA_side_using_SDRAM_instead_of_DDR3"
Personal tools