DE10-Advanced revC demo: PCI Express System Infrastructure

From Terasic Wiki

Revision as of 13:51, 27 August 2018 by Admin (Talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

Figure 1-1 shows the infrastructure of the PCI Express System in this demonstration. It consists of two primary components: FPGA System and PC System. The FPGA System is developed based on Arria 10 Hard IP for PCI Express with Avalon-MM DMA. The application software on the PC side is developed by Terasic based on Altera’s PCIe kernel mode driver.

DE10-Advanced revC PCIE pic 1.jpg
Figure 1-1 Infrastructure of PCI Express System
Personal tools