Comet A65 SOM and Carrier Board Revision Document
From Terasic Wiki
Comet A65 Board Revision Document
This page documents the revision history for the Comet A65 product line, including the SOM (System-on-Module) and Carrier Board.
Contents |
SOM (System-on-Module)
The Comet A65 SOM integrates the Intel Agilex 5 FPGA, DDR memory, and primary power management circuitry.
- FPGA: Intel Agilex 5 (A5ED065BB32AE4S)
- Form Factor: SOM
Rev C (Latest)
| Item | Rev B | Rev C |
|---|---|---|
| FPGA Device | A5ED065BB32AE4SR0 (Engineering Sample) | A5ED065BB32AE4S (Production) |
Changes:
- [Modified] FPGA Device – Updated from Engineering Sample (ES) device
A5ED065BB32AE4SR0to Production-qualified deviceA5ED065BB32AE4S. The suffixR0(ES designation) has been removed, indicating fully production-released silicon.
Rev B
- Initial release with Engineering Sample FPGA
A5ED065BB32AE4SR0. - Established baseline DDR memory layout, power management, and high-speed connector pinout.
Carrier Board
The Comet A65 Carrier Board provides peripheral interfaces, power delivery, and I/O expansion for the Comet A65 SOM.
Rev C (Latest)
| Item | Rev B | Rev C |
|---|---|---|
| Power Input Connector | DC Barrel Jack | 2×3 Pin Header |
| Photo | Rev B – DC Barrel Jack | Rev C – 2×3 Pin Header |
Changes:
- [Modified] Power Input Connector – Changed from DC barrel jack to a 2×3 pin header. This improves reliability in embedded and industrial deployment scenarios and better aligns with system integration requirements.
Rev B
- Initial release with DC barrel jack power input connector.
Revision Summary
| Board | Revision | Date | Key Changes |
|---|---|---|---|
| SOM | Rev C | May 2026 | FPGA updated from ES to Production device |
| SOM | Rev B | 2025 | Initial release (ES FPGA) |
| Carrier Board | Rev C | May 2026 | Power input connector changed from DC Jack to 2×3 pin header |
| Carrier Board | Rev B | 2025 | Initial release (DC Jack power input) |
Page maintained by Terasic Technologies. For product support, please contact support@terasic.com.