DE10-Advanced User Manual

From Terasic Wiki

(Difference between revisions)
Jump to: navigation, search
(2.2 Block Diagram of the DE10-Advanced Board)
(2.2 Block Diagram of the DE10-Advanced Board)
Line 66: Line 66:
Users can configure the FPGA to implement any system design.
Users can configure the FPGA to implement any system design.
-
[[File:DE10-Advanced Block Diagram.jpg|800px]]
+
[[File:DE10-Advanced Block Diagram.jpg|750px]]
::::::::::::Figure 2-3 Block diagram of VPX-A5SoC
::::::::::::Figure 2-3 Block diagram of VPX-A5SoC

Revision as of 15:27, 5 July 2017

Contents

Chapter 1 DE10-Advanced Development Kit

Terasic A10SOC is a kind of the best SoC FPGA development platform with various advanced interfaces.It built around the Intel Arria 10 SoC FPGA,which combines the dual-core ARM Cortex A9 CPU and provide 660K LEs. A10SOC has many peripherals, it can transfer data to PC with a high speed through PCIEx4 GEN3 and Type-C USB connector. The four SFP interfaces and Gigabit Ethernet port can be used in network application. HDMI 2.0 output and the two DDR4 sodimm allow users to deal with high bandwidth of image. A10SOC provide a FMC connector, it can extend more development space. Generally speaking, A10SoC has powerful computing and interface processing capacity, it must be the best choice for Network Communication, High Performance Computing, Image Processing and other applications.

1.1 Package Contents

The DE10-Advanced package includes:

  • The DE10-Advanced board
  • Quick Start Guide
  • TBD

1.2 DE10-Advanced System CD

The DE10-Advanced System CD contains all the documents and supporting materials associated with DE10-Advanced, including the user manual, system builder, reference designs, and device datasheets. Users can download this system CD from the link: http://DE10-Advanced.terasic.com/cd.

1.3 Getting Help

Here are the addresses where you can get help if you encounter any problems:

Terasic Technologies

9F., No.176, Sec.2, Gongdao 5th Rd, East Dist, Hsinchu City, 30070. Taiwan

Email: support@terasic.com

Tel.: +886-3-575-0880

Website: DE10-Advanced.terasic.com

Chapter 2 Introduction of the DE10-Advanced Board

This chapter provides an introduction to the features and design characteristics of the board.

2.1 Layout and Components

Figure 2-1 shows a photograph of the board. It depicts the layout of the board and indicates the location of the connectors and key components.

DE10-Advanced.jpg

Figure 2-1 DE10-Advanced development board (top view)

The VPX-A5SoC board has many features that allow users to implement a wide range of designed circuits, from simple circuits to various multimedia projects. The following hardware is provided on the board:

  • FPGA
    • USB Type-C Interface - Power Delivery, DisplayPort TX/RX with 4 lanes & USB 3.0/2.0
    • HDMI 2.0 for 4K2K@60- FPGA Transceiver
    • PCIe Cabling Socket at Gen3 x4
    • SFP+ Socket x4,40Gbps
    • SATA 3.0 Host and SATA Device x2 (SATA Connector x4)
    • FMC Connector x1 with xcvr(High Pin Count).Support VADJ 1.2V/1.5V/1.8V only
    • One Gigabit Ethernet Port
    • DDR4 SO-DIMM Socket x2 with ECC (up to 1066.667 MHz)
    • Accelerometer and Gyroscope (MPU9250)
    • EPCQ512 Serial Flash for Configuration and User Data
    • Fixed and Programmable clock source for user logic,user interface,xcvr and memory
    • Temperature Sensor,I2C Fan Control
    • SMA Clock-In and Clock-Out.Support 1.8V I/O Standard
    • LED x2,KEY x2,Switch x2,7-Seg x2
    • On Board USB Blaster I
  • HPS(Hard Processor System)
    • 1024 Mb QSPI Flash,nand flash,MicroSD Socket for boot and data (Boost Flash Slot,same as altera arria10 soc board)
    • DDR4 x72 with ECC,4GB at 1067 MHz (up to 4GB)
    • Giga Ethernet with RJ45 Connector
    • USB OTG,mini-AB USB connector
    • UART-to-USB,Mini-B USB Connector
    • RTC
    • LED x1,KEY x1
    • Cold Reset and Warm Reset

2.2 Block Diagram of the DE10-Advanced Board

Figure 2-2 is the block diagram of the board. All the connections are established through the Arria 10 SoC FPGA device to provide maximum flexibility for users. Users can configure the FPGA to implement any system design.

DE10-Advanced Block Diagram.jpg

Figure 2-3 Block diagram of VPX-A5SoC
Personal tools