Terasic Host FPGA Board
From Terasic Wiki
(Difference between revisions)
(→Classic FPGA Development Board) |
|||
Line 34: | Line 34: | ||
*[[DE0-Nano_TopPage|DE0-Nano]] | *[[DE0-Nano_TopPage|DE0-Nano]] | ||
*[[DE10-Lite_TopPage|DE10-Lite]] | *[[DE10-Lite_TopPage|DE10-Lite]] | ||
- | *[[DE-Core_TopPage| | + | *[[DE-Core_TopPage|T-Core]] |
== Multi-Media Platform == | == Multi-Media Platform == | ||
*[[VEEK-MT2S_TopPage|VEEK-MT2S]] | *[[VEEK-MT2S_TopPage|VEEK-MT2S]] |
Revision as of 09:57, 17 January 2020
Contents |