Newsroom About Terasic Products Turnkey Solutions Training FAQ
All FPGA Boards Agilex Arria II GX Video Development System


Arria II GX Video Development System

Arria II GX Development Board:


  • 124,100 logic elements (LEs)
  • 49,640 adaptive logic modules (ALMs)
  • 8,121 Kb on-chip memory
  • 12 high-speed transceivers
  • 6 phase-locked loops (PLLs)
  • 576 18x18 multipliers
  • 0.9V core power

Max® II EPM2210F256 CPLD

  • 2.5V core power

On-board ports

  • One HSMC expansion port
  • One gigabit Ethernet port

PCI Express x8 Edge Connector

  • Support connection speed of Gen1 at 2.5Gbps/lane
  • Connection established with PC motherboard with x8 PCI Express slot

On-board Memory

  • 128MB 16bit DDR3 device
  • 1GB 64bit DDR2 SO-DIMM
  • 64MB FLASH

FPGA Configuration Circuitry

  • MAX II CPLD and flash fast passive parallel configuration
  • On-board USB-Blaster™ circuitry using the Quartus II Programmer

On-board Clocking Circuitry

  • Four on-board oscillators
    • 100MHz
    • Programmable oscillator, default frequency 125MHz
    • Programmable oscillator, default frequency 100MHz
    • 155.52MHz
  • SMA connectors for external LVPECL clock input
  • SMA connector for clock output

General User I/O

  • LEDs/displays
    • Four user LEDs
    • Two-line character LCD display
    • One configuration-done LED
    • One HSMC interface transmit/receive LED (Tx/Rx)
    • Three PCI Express LEDs
    • Five Ethernet LEDs


  • One user reset (CPU reset)
  • One MAX II CPLD reset
  • One load image (program FPGA from flash)
  • One image select (select image to load from flash)
  • Two general user push-buttons

DIP Switches

  • Four user DIP switches
  • Eight MAX II device control DIP switches

Power Supply

  • 14V to 20V DC input
  • PCI Express edge connector power
  • On-board power measurement circuitry

Arria II GX FPGA Development Kit CD-ROM

  • Design examples
    • Board Update Portal, featuring the Nios® II processor web server and remote system update
    • Board test system

Altera's Complete Design Suite DVD

  • Quartus II Software Development Kit Edition, includes support for Arria II GX FPGAs
  • Nios II Embedded Design Suite
  • MegaCore® IP Library includes PCI Express, Triple Speed Ethernet, SDI, and DDR3 High-Performance Controller IP cores
    • IP evaluation available through OpenCore Plus


Digital Transmitter

  • One DVI transmitter with single transmitting port
  • Digital Visual Interface (DVI) Compliant
  • Supports resolutions from VGA to UXGA (25 MHz – 165 MHz Pixel Rates)
  • Universal Graphics Controller Interface
    • 12-Bit, Dual-Edge and 24-Bit, Single-Edge Input Modes
    • Adjustable 1.1 V to 1.8 V and Standard 3.3 V CMOS Input Signal Levels
    • Fully Differential and Single-Ended Input Clocking Modes
    • Standard Intel 12-Bit Digital Video Port Compatible as on Intel™ 81x Chipsets
  • Enhanced PLL Noise Immunity
    • On-Chip Regulators and Bypass Capacitors for Reducing System Costs
  • Enhanced Jitter Performance
    • No HSYNC Jitter Anomaly
    • Negligible Data-Dependent Jitter
    • Programmable Using I²C Serial Interface
    • Single 3.3-V Supply Operation

Digital Receiver

  • One DVI receiver with single receiving port
  • Supports UXGA Resolution (Output Pixel Rates Up to 165 MHz)
  • Digital Visual Interface (DVI) Specification Compliant


   Connect   COMM

  • Connect  COMM with  A2GX

   Connect   COMM

  • Connect  COMM with  A2GX



Overview Layout
Newsroom | About Terasic | Products | Turnkey Solutions | Training | FAQ | Contact Us | Subscribe | Facebook | YouTube