
	母板

	如何選擇適合的 FPGA 開發板? 請查看 FPGA 開發板指南頁面，詳列出不同型號之間的規格差異。

Stratix 10

Stratix 10 MX FPGA Development Kit

Intel® Stratix® 10 TX Signal Integrity Development Kit

Stratix 10 SX SoC Development Kit

DE10-Pro

Intel Stratix 10 GX/SX FPGA
Four QSFP28 connectors and one PCI Express (PCIe) x16 edge connector
Four independent DDR4 SODIMM sockets (work with DDR4/QDR-II+/QDR-IV)

Stratix 10 GX Signal Integrity Development Kit

Evaluate transceiver channel performance
Generate and verify pseudo-random binary sequence (PRBS) patterns via an easy-to-use GUI
Dynamically change the channel's differential output voltage (VoD), pre-emphasis, and equalization settings to optimize the performance for your channel

Stratix 10 GX FPGA Development Kit

Develop and test PCI Express® (PCIe®) 3.0 designs using the PCI-SIG®-compliant development board.
Develop and test memory subsystems consisting of DDR4, DDR3, QDR IV, and RLDRAM III memories.
Develop modular and scalable designs by using the FPGA mezzanine card (FMC) connectors to interface to a FMC mezzanine card provided by Altera partners and supporting protocols, such as JESD204B, Serial RapidIO®, 10 Gbps Ethernet (10GbE), SONET, Common Public Radio Interface (CPRI),OBSAI, and many others.

Stratix V

Terasic TR5 FPGA Development Kit

Stratix V GX 5SGXEA7N2F45C2N
DDR3 SO-DIMM and FMC x4 Connectors
Large ASIC Prototyping Applications

TR5-F40W

Altera Stratix® V GX FPGA (5SGXEA3K2F40C3)
On-Board USB Blaster II or JTAG header for FPGA programming
Fast passive parallel (FPPx32) configuration via MAX II CPLD and flash memory
SSRAM, FLASH

TR5-Lite

Altera Stratix® V GX FPGA (5SGXEA7N2F45C2)
Two SFP+ connectors, One Serial ATA (SATA II) host port
DDR3 SDRAM, ISSI, FLASH

DE5-Net FPGA Development Kit

Altera Stratix® V GX FPGA (5SGXEA7N2F45C2)
32MB SRAM (ISSI QUADP for DE5-Net 450, GSI SigmaQuad-II+ for DE5-Net 550, Cypress QDRII+ for DE5-Net 500)
Up to 8GB DDR3 800 MHz SO-DIMM SDRAM

Altera Stratix V GX FPGA Development Kit

Stratix V GX FPGA 5SGXEA7K2F40C2N
DDR3 SDRAM, QDR II+ SRAM, RLDRAM II
PCIe x8, HSMC, SDI, QSFP, Gigabit Ethernet

Altera DSP Development Kit, Stratix V Edition

Stratix V GS FPGA: 5SGSMD5K2F40C2N
DDR3 SDRAM, QDR II+ SRAM, RLDRAM II
PCIe x8, QSFP, Gigabit Ethernet, SDI, HSMC

Altera Transceiver Signal Integrity Development Kit, Stratix V GX Edition

Stratix V GX FPGA 5SGXEA7N2F40C2N
Configuration flash
28 full-duplex transceiver channels

Altera Transceiver Signal Integrity Development Kit, Stratix V GT Edition

Stratix V GT 5SGTMC7K3F40C2N
Configuration flash
32 full-duplex GXB transceiver channels (up to 28.05 Gbps), Gigabit Ethernet

Altera 100G Development Kit, Stratix V GX Edition

Featured device: 5SGXEA7N2F45C2N
DDR3 SDRAM, QDR II
QSFP, SFP+, SMA, CFP, Interlaken interface, Gigabit Ethernet

Stratix IV

Terasic TR4 FPGA Development Kit

Stratix IV GX EP4SGX230/EP4SGX530 with High Speed Transceivers
2 PCIe x4 Connectors and DDR3 SO-DIMM Slot
Stackable Design for Multi-FPGA System

Arria 10

TR10a-LP QDRII+ Arria 10 FPGA Development Kit

Intel Arria 10 GX FPGA (10AX115N3F45E1)
Low Profile PCIe Gen3 x16 (Dual PCIe Gen3 x8) Board
Two QSFP+ Connectors
Five Independent 550MHz QDRII+ SRAMs

Heterogeneous Extensible Robot Open Platform

Build-in OpenVINO Toolkit
Intel Arria 10 GX FPGA (10AX115S2F45E1SG)
Intel Core™ i5/i7 Processor

HAN Pilot Platform

Arria 10 SoC with Dual-core ARM Cortex-A9
DDR4, HDMI, FMC, PCIe, SATA, Ethernet, Flash, USB, etc.
Type-C USB 3.1 Gen1 and DisplayPort Altenate Mode
Support Linux BSP

Arria® 10 GX Transceiver Signal Integrity Development Kit

Intel Arria 10 GX 10AX115S2F45I1SG FPGA
Six full-duplex transceiver channels with 2.4 mm SMA connectors
Transceiver channels to Amphenol Xcede+ backplane connector, QSFP+,CFP2 and SFP+ optical interface

Arria 10 GX FPGA Development Kit

Arria 10 GX FPGA （10AX115S2F45I1SG）
1 GB DDR4 SDRAM, 2GB DDR3 SDRAM, and RLDRAM3 (16 Meg x 36) daughtercards
One QSFP and one SFP+ connectors, one PCI Express (PCIe) x8 edge connector
Two FMC low-pin count (LPC + 15 transceivers) connector

TR10a-HL2 Arria 10 FPGA Development Kit

Arria 10 GX FPGA (10AX115N3F45E1)
Half-length PCIe Gen3 x8 board
Four QSFP+ connectors
Six independent 550MHz QDRII+ SRAMs

TR10a-HL Arria 10 FPGA Development Kit

Arria 10 GX FPGA (10AX115N3F45E1)
Half-length PCIe Gen3 x8 board
Four QSFP+ connectors
Six independent 550MHz QDRII+ SRAMs

DE5a-Net-DDR4

Altera Arria 10 GX FPGA (10AX115N2F45E1SG)
Four QSFP+ connectors and one PCI Express (PCIe) x8 edge connector
Two independent DDR4 SODIMM socket and four independent 550MHz QDRII+ SRAMs

Arria 10 SoC Development Kit

Evaluate Arria 10 SoC device features and performance
Begin development of your hardware and software design
Use as a platform for target reference designs, OS/BSP, and tools

DE5a-Net Arria 10 FPGA Development Kit

Altera Arria 10 GX FPGA (10AX115N2F45E1SG)
4個 QSFP+ 連介面和1個 PCI Express (PCIe) x8 連接器
2 個獨立 DDR3 SODIMM 插槽和4個獨立 550MHz QDRII+ SRAMs 模塊

Arria V

Altera Arria V GX Starter Kit

Arria V GX 5AGXFB3H4F35C5NES
HDMI 1.3 TX, SDI 3G, Ethernet
DDR3 SDRAM, SSRAM

Cyclone 10

Intel® Cyclone® 10 GX FPGA Development Kit

Intel® Cyclone® 10 LP FPGA Evaluation Kit

Intel® Cyclone® 10 LP FPGA (10CL025, U256 package)
128Mb HyperRAM and 64Mb EPCQ Flash
Gigabit Ethernet port, 2x20 GPIO Expansion Header , Pmod compatible connector and Arduino UNO R3 type connectors

Cyclone V

OpenVINO Starter Kit Set

Bundled with Terasic OpenVINO Starter Kit and Intel IoT Dev. Kit (UP2)
Use FPGA as OpenVINO hardware acceleration engine and provide pre-compiled FPGA bitstream
Ideal coding environment for OpenVINO developer as standalone system

Terasic SoC System on Module Evaluation KIT

SoC System on Module
Cyclone V SoC with Dual-core ARM Cortex-A9 (HPS)

OpenVINO Starter Kit

Cyclone V GT/GX PCIe Board, 301K LE, PCIe
1GB DDR3, 64MB SDRAM, EPCQ256
UART-to-USB, GPIO and Arduino Headers

ADC-SoC

Cyclone V SoC with Dual-core ARM Cortex-A9 (HPS)
On-board two high speed A/D conveters
1GB DDR3 SDRAM (32-bit data bus)(HPS)
Arduino Expansion Header (Uno R3 Compatibility), UART-to-USB, USB OTG Port, Micro SD Card Socket, Gigabit Ethernet and GPIO Headers

VEEK-MT2S

Cyclone V SoC with Dual-core ARM Cortex-A9 (HPS)
1GB DDR3 and 64MB SDRAM
VGA Out, Video-In, UART-to-USB, USB Host x2, Micro SD Card Socket, 1Gbps Ethernet, and HSMC/GPIO Headers
800x480 5-point touch, 8Mega Pixel Camera, 9-axis sensor and amblient light sensror

DE10-Standard

Intel Cyclone V SoC FPGA，ARM Cortex-A9 雙核 HPS
FPGA：SDRAM、VGA 輸出、Video 輸入、ADC 接頭、GPIO 接頭、HSMC 接頭
HPS：DDR3、USB Host 埠、MicroSD 卡槽、乙太網、UART 轉 USB、LTC 接頭
支持 Linux BSP 和 openCL BSP

VEEK-MT2-C5SoC

Cyclone V SX SoC—5CSXFC6D6F31C6N (SoC)
8-Megapixel Digital Image Sensor Module with auto focus
7" LCD Touch Screen Module with 5 point touch
Accelerometer, Gyroscope, Magnetometer, Ambient Sensor

DE10-Nano Kit

Cyclone V SoC with Dual-core ARM Cortex-A9 (HPS)
1GB DDR3 SDRAM (32-bit data bus) (HPS)
Arduino Expansion Header (Uno R3 Compatibility), Full HD HDMI Output, UART-to-USB, USB OTG Port, Micro SD Card Socket, Gigabit Ethernet and GPIO Headers

DE0-Nano-SoC Kit/Atlas-SoC Kit

Cyclone V SoC with Dual-core ARM Cortex-A9 (HPS)
1GB DDR3 SDRAM (32-bit data bus)(HPS)
Arduino Expansion Header (Uno R3 Compatibility), UART-to-USB, USB OTG Port, Micro SD Card Socket, Gigabit Ethernet and GPIO Headers

DE0-CV Board

Cyclone V 5CEBA4F23C7N Device
4-bit Resistor VGA
Provides SPI and 4-bit SD mode for SD Card access
Serial Configuration device – EPCS64
64MB SDRAM, x16 bits data bus
On-Board USB Blaster (Normal type B USB)

DE1-SoC-MTL2

Cyclone V SoC with Dual-core ARM Cortex-A9 (HPS)
1GB DDR3 and 64MB SDRAM
VGA Out, Video-In, UART-to-USB, USB Host x2, Micro SD Card Socket, 1Gbps Ethernet, and GPIO Headers
Touch & LCD Spec

DE1-SoC Board

Cyclone V SoC with Dual-core ARM Cortex-A9 (HPS)
1GB DDR3 and 64MB SDRAM
VGA Out, Video-In, UART-to-USB, USB Host x2, Micro SD Card Socket, 1Gbps Ethernet, and GPIO Headers