Terasic News Labs Our Company Products Turnkey Solutions Training FAQ
Cart
 
   
 
DE Main Boards MAX DE10-Lite Board
 





DE10-Lite

DE10-Lite Board

Documents

TitleVersionSize(KB)Date AddedDownload
DE10-Lite User Manual 1.4 6103 2017-01-24

Daughter Card Demonstrations

TitleVersionSize(KB)Date AddedDownload
D8M-GPIO   2017-05-18
LT24   2016-09-19
MTL2   2016-09-19

CD-ROM

TitleVersionSize(KB)Date AddedDownload
DE10-Lite CD-ROM 2.0.0   2017-01-24
ControlPanel 1.0.2   2017-01-24
Quartus Download 15.1.2   2016-06-21

3D-Printer-Case

TitleVersionSize(KB)Date AddedDownload
Top cover 106 2016-08-18
Bottom cover 33 2016-08-18

Please note that all the source codes are provided "as-is". For further support or modification, please contact Terasic Support and your request will be transferred to Terasic Design Service.
More resources about IP and Dev. Kit are available on Altera User Forums.

Example Designs in System CD

  • Factory Default Code
  • SDRAM Test in Nios II
  • SDRAM Test in Verilog
  • VGA Pattern
  • Accelerometer Level
  • Accelerometer Rock

DE10-Lite Control Panel

Allows users to access various components on the DE10-Lite board from a host computer.

DE10-Lite System Builder

This tool will allow users to create a Quartus II project on their custom design for the DE10-Lite board with the top-level design file, pin assignments, and I/O standard settings automatically generated.

Other course resources you might interested:

School:Cornell UniversitySenior Lecturer - Bruce Land



Layout Kit Contents
Terasic News Labs | Our Company | Products | Turnkey Solutions | Training | FAQ | Contact Us | Forum | Facebook | YouTube