A7SK Board Revision Document
From Terasic Wiki
(Difference between revisions)
(→Version B to Version C) |
|||
| (One intermediate revision not shown) | |||
| Line 19: | Line 19: | ||
# The mechanism of some connectors has slight displacement, such as Micro SD card, Ethernet and HDMI. | # The mechanism of some connectors has slight displacement, such as Micro SD card, Ethernet and HDMI. | ||
#: [[File:A7sk change03.png|800px]] | #: [[File:A7sk change03.png|800px]] | ||
| + | |||
| + | == Version B to Version C == | ||
| + | # Change FPGA device from AGFB027R24C2E2V (F-Tile B2) to AGFB027R24C2E2VB (F-Tile C0). | ||
| + | # Add a clock buffer for PCIe CLK . | ||
| + | |||
| + | == Version C to Version C1 == | ||
| + | |||
| + | # Change FPGA device from AGFB027R24C2E2VB to AGFB027R24C2E2VC | ||
Latest revision as of 14:44, 28 August 2024
Contents |
How to Find the Agilex 7 FPGA Starter Kit Revision?
On the bottom view of the PCB, there is a seal mark for the board hardware version.
As shown in the figure below, if the letter inside the red circle is "A", it means that the PCB version is Rev.A.
Board Revision Details
Version A to Version B
- Change FPGA to mass production version (AGFB027R24C2E2V)
- LTC3888 2x3 header (J8) is changed from 2x3 to 1x3, and the position is also moved.
-
- The mechanism of some connectors has slight displacement, such as Micro SD card, Ethernet and HDMI.
-
Version B to Version C
- Change FPGA device from AGFB027R24C2E2V (F-Tile B2) to AGFB027R24C2E2VB (F-Tile C0).
- Add a clock buffer for PCIe CLK .
Version C to Version C1
- Change FPGA device from AGFB027R24C2E2VB to AGFB027R24C2E2VC
