A7SK Board Revision Document
From Terasic Wiki
(Difference between revisions)
(→Version A to Version B) |
|||
Line 11: | Line 11: | ||
=Board Revision Details= | =Board Revision Details= | ||
== Version A to Version B == | == Version A to Version B == | ||
- | # Change FPGA to | + | # Change FPGA part number form the AGIB027R29A1E2VB (Rev. A) to AGIB027R29A1E2VC(Rev. B) |
#: | #: | ||
- | # | + | # Chagne the silk screen of the SW6, modify "0' and "1". |
- | #: [[File: | + | #: [[File:Ma27 version 01.png|300px]] |
- | + | ||
#: | #: | ||
- | # | + | # Move MCIO xcvr pin from the bank 15A to 15C of the FPGA. |
- | + |
Revision as of 10:47, 26 February 2024
How to Find the Agilex 7 FPGA Starter Kit Revision?
On the bottom view of the PCB, there is a seal mark for the board hardware version.
As shown in the figure below, if the letter inside the red circle is "A", it means that the PCB version is Rev.A.