From Terasic Wiki

Revision as of 10:08, 23 August 2018 (view source) Admin (Talk | contribs) (→Chapter 2 FPGA Demonstration) ← Older edit		Revision as of 10:08, 23 August 2018 (view source) Admin (Talk | contribs) (→Chapter 3 SoC FPGA Demonstration) Newer edit →
Line 17:		Line 17:
	==2.14 PCIe_DDR4==		==2.14 PCIe_DDR4==
-	=Chapter 3 SoC FPGA Demonstration=	+	=Chapter 3 Examples for HPS SoC=
	=Chapter 4 SoC FPGA Demonstration=		=Chapter 4 SoC FPGA Demonstration=

---

Revision as of 10:08, 23 August 2018

Contents 1 Chapter 1 Introduction 2 Chapter 2 Examples For FPGA 2.1 2.1 Factory Default Code 2.2 2.2 Basic_Demo(MPU9250/LT2945/Temp/TXC/ CDCM6208) 2.3 2.3 NIOS_DDR4 2.4 2.4 RTL_DDR4 2.5 2.5 USBC_FX3 2.6 2.6 USBC_DP_4K 2.7 2.7 HDMI_TX_4K 2.8 2.8 HDMI_RX_TX 2.9 2.9 Low Latency Ethernet 10G MAC Demo 2.10 2.10 Socket_Server 2.11 2.11 PCIe_Fundamental 2.12 2.12 Fan Control 2.13 2.13 AutoFan 2.14 2.14 PCIe_DDR4 3 Chapter 3 Examples for HPS SoC 4 Chapter 4 SoC FPGA Demonstration

Chapter 1 Introduction

Chapter 2 Examples For FPGA

2.1 Factory Default Code

2.2 Basic_Demo(MPU9250/LT2945/Temp/TXC/ CDCM6208)

2.3 NIOS_DDR4

2.4 RTL_DDR4

2.5 USBC_FX3

2.6 USBC_DP_4K

2.7 HDMI_TX_4K

2.8 HDMI_RX_TX

2.9 Low Latency Ethernet 10G MAC Demo

2.10 Socket_Server

2.11 PCIe_Fundamental

2.12 Fan Control

2.13 AutoFan

2.14 PCIe_DDR4

Chapter 3 Examples for HPS SoC

Chapter 4 SoC FPGA Demonstration