DE10 Advance revC demo: HDMI TX and RX in 4K Resolution
From Terasic Wiki
(Created page with "This demonstration uses the Intel® FPGA HDMI IP core to implement the HDMI Retransmit function in the FPGA of the DE10-Advanced. As shown in Figure 1-1, User can connect an HDMI...") |
|||
| Line 1: | Line 1: | ||
This demonstration uses the Intel® FPGA HDMI IP core to implement the HDMI Retransmit function in the FPGA of the DE10-Advanced. As shown in Figure 1-1, User can connect an HDMI video player to the to input video and audio data to HDMI RX port of the DE10-Advanced. After the HDMI video data is received in the FPGA, it will be instantly transferred to the HDMI TX port. The user only needs to connect an HDMI screen to the DE10-advaned. User only needs to connect an HDMI screen to the DE10-advanced, then you can watch the images output by the HDMI Player. This demonstration supports image resolution up to 4K60P. If you want to learn HDMI high-performance related image processing, this demo can help you learn quickly. | This demonstration uses the Intel® FPGA HDMI IP core to implement the HDMI Retransmit function in the FPGA of the DE10-Advanced. As shown in Figure 1-1, User can connect an HDMI video player to the to input video and audio data to HDMI RX port of the DE10-Advanced. After the HDMI video data is received in the FPGA, it will be instantly transferred to the HDMI TX port. The user only needs to connect an HDMI screen to the DE10-advaned. User only needs to connect an HDMI screen to the DE10-advanced, then you can watch the images output by the HDMI Player. This demonstration supports image resolution up to 4K60P. If you want to learn HDMI high-performance related image processing, this demo can help you learn quickly. | ||
| + | |||
| + | =System Block Diagram= | ||
| + | |||
| + | Figure 1-2 shows the system block diagram of this example. It can be seen that the Intel® FPGA HDMI IP core is used in the FPGA. It is divided into two parts: Transmitter and Receiver. These two IPs can be directly used by Transition-minimized differential signaling (TMDS). ) Signal connection, only need HDMI repeater or redrive IC as an intermediary to connect HDMI devices, no need to use special HDMI Transmitter and Receiver IC. For details about HDMI IP, please refer to [https://www.intel.com/ Http://www.intel.com/content/www/us/en/programmable /documentation/aky1476080261496.html#dtb1476836047579 Intel FPGA HDMI Design Example User Guide for Intel Arria 10 Devices]. | ||
| + | |||
| + | This example first needs to be connected to the screen with HDMI interface, because in order to support various screen resolutions in this demo, when you connect to Monitor, it will first read the information that Monitor can support the resolution from EDID. And stored in the HDD RAM in the hdmi rx block, NIOS in this demo is responsible for handling the control signals between these edid moves and HDMI IP. | ||
| + | |||
| + | The HDMI Video source device is then connected to the HDMI RX port of the DE10-Advanced. When the RX instance in the FPGA receives a video source from the external video generator, the video and audio data then goes through a loopback FIFO before it is transmitted to the TX instance. The final image and sound data will be displayed on the monitor connected to the TX end. For a more detailed IP block diagram in the example, refer to Figure 1-3. | ||
Revision as of 11:49, 29 August 2018
This demonstration uses the Intel® FPGA HDMI IP core to implement the HDMI Retransmit function in the FPGA of the DE10-Advanced. As shown in Figure 1-1, User can connect an HDMI video player to the to input video and audio data to HDMI RX port of the DE10-Advanced. After the HDMI video data is received in the FPGA, it will be instantly transferred to the HDMI TX port. The user only needs to connect an HDMI screen to the DE10-advaned. User only needs to connect an HDMI screen to the DE10-advanced, then you can watch the images output by the HDMI Player. This demonstration supports image resolution up to 4K60P. If you want to learn HDMI high-performance related image processing, this demo can help you learn quickly.
System Block Diagram
Figure 1-2 shows the system block diagram of this example. It can be seen that the Intel® FPGA HDMI IP core is used in the FPGA. It is divided into two parts: Transmitter and Receiver. These two IPs can be directly used by Transition-minimized differential signaling (TMDS). ) Signal connection, only need HDMI repeater or redrive IC as an intermediary to connect HDMI devices, no need to use special HDMI Transmitter and Receiver IC. For details about HDMI IP, please refer to Http://www.intel.com/content/www/us/en/programmable /documentation/aky1476080261496.html#dtb1476836047579 Intel FPGA HDMI Design Example User Guide for Intel Arria 10 Devices.
This example first needs to be connected to the screen with HDMI interface, because in order to support various screen resolutions in this demo, when you connect to Monitor, it will first read the information that Monitor can support the resolution from EDID. And stored in the HDD RAM in the hdmi rx block, NIOS in this demo is responsible for handling the control signals between these edid moves and HDMI IP.
The HDMI Video source device is then connected to the HDMI RX port of the DE10-Advanced. When the RX instance in the FPGA receives a video source from the external video generator, the video and audio data then goes through a loopback FIFO before it is transmitted to the TX instance. The final image and sound data will be displayed on the monitor connected to the TX end. For a more detailed IP block diagram in the example, refer to Figure 1-3.
