From Terasic Wiki

Revision as of 11:07, 11 May 2020 (view source) Admin (Talk | contribs) (→1-1 1-1Features) ← Older edit		Revision as of 11:08, 11 May 2020 (view source) Admin (Talk | contribs) (→1-1 Features) Newer edit →
Line 11:		Line 11:
	*SWtich x2.		*SWtich x2.
	*LED x2.		*LED x2.
		+
		+	<div style="text-align:center;color:#ff0000;">  [[Image: F2G fig1-1.jpg|500px]]</div>

---

Revision as of 11:08, 11 May 2020

Chpater1 Introduction

The F2G board is designed to convert a FPGA Mezzanine Card(FMC) or FPGA Mezzanine Card Plus(FMC+) interface to four 2x20pin expansion prototype(GPIO) connectors, which are compatible with the expansion headers of the Terasic DE-Series board(Such as DE2-115/DE10-Standard). Users can connect up to four GPIO connectors onto a FMC-interfaced host board via a F2G board.

1-1 Features

Figure 1.1 shows the photo of a F2G board. The important functions of the F2G are listed below:

• FMC High-Pin Count Interface.
• IO standard is dependent on FMC Voltage of the Mother board.
• Four 2x20 GPIO Headers.
• 2x6 TMD Header.
• SMA Clock Input.
• Button x2.
• SWtich x2.
• LED x2.