Terasic USB Blaster revB Manual
From Terasic Wiki
(Difference between revisions)
(→Supported Devices and Host System) |
(→Supported Devices and Host System) |
||
| Line 6: | Line 6: | ||
= Supported Devices and Host System = | = Supported Devices and Host System = | ||
| - | The Intel FPGA , Serial configuration device and host systems that UBT supported are list in Table 1-1, Table 1- | + | The Intel FPGA , Serial configuration device and host systems that UBT supported are list in Table 1-1, Table 1-2 and Table 1-3 |
Revision as of 14:19, 17 December 2019
Introduction
The Terasic USB Blaster Download Cable(UBT) interfaces a USB port on a host computer to an FPGA mounted on a printed circuit board. The cable sends configuration data from the host computer to a standard 10-pin header connected to the FPGA. You can use the UBT to iteratively download configuration data to a system during prototyping or to program data into the system during production.
Supported Devices and Host System
The Intel FPGA , Serial configuration device and host systems that UBT supported are list in Table 1-1, Table 1-2 and Table 1-3
