Terasic USB Blaster revB Manual
From Terasic Wiki
(Difference between revisions)
(→Introduction) |
(→Supported Devices and Host System) |
||
| Line 7: | Line 7: | ||
The Intel FPGA , Serial configuration device and host systems that UBT supported are list in Table 1-1, Table 1-2 and Table 1-3 | The Intel FPGA , Serial configuration device and host systems that UBT supported are list in Table 1-1, Table 1-2 and Table 1-3 | ||
| + | |||
| + | '''Table 1-1''' | ||
{| class="wikitable" border="1" style="background-color:#ffffff;" | {| class="wikitable" border="1" style="background-color:#ffffff;" | ||
Revision as of 09:54, 18 December 2019
Introduction
The main function of the Terasic USB Blaster Download Cable (UBT) is to allow users to download configuration data to the system during prototype development, or to program data into the system during production. The UBT connects the Host and the FPGA on the user's board through the USB Port and 10-Pin cable. At the same time, it can support several target board voltage standards, allowing UBT to be widely used in various FPGA boards.
Supported Devices and Host System
The Intel FPGA , Serial configuration device and host systems that UBT supported are list in Table 1-1, Table 1-2 and Table 1-3
Table 1-1
| FPGA Serie | Deivce |
|---|---|
| Stratix Series | Stratix 10, Stratix V, Stratix IV, Stratix III, Stratix II GX and Stratix GX |
| Arria Series | Arria 10, Arria V, Arria II, Arria GX |
| Cyclone Series | Cyclone 10,Cyclone V, Cyclone IV, Cyclone III, Cyclone II, Cyclone |
| MAX series | MAX10,MAX V, MAXII , MAX3000, MAX7000 and MAX9000 |
| Other | FLEX10K, ACEX1K, APEX 20K |
