Newsroom About Terasic Products Turnkey Solutions Training FAQ
All FPGA Boards Cyclone III Altera DE0 Board


Altera DE0 Board

DE0 Debounce Project contains a new DE0 top Quartus project with debounce IP, as well as a DE0 debounce
demonstration. For more information on the project and demo, please read the "readme.txt" file included.



TitleVersionSize(KB)Date AddedDownload
DE0 User Manual 5767 2011-03-22
DE0 Debounce Project 97 2010-07-30


TitleVersionSize(KB)Date AddedDownload
DE0 Control Panel V1.0.3   2011-07-08
DE0 CD-ROM & Control Panel   2010-05-24

Please note that all the source codes are provided "as-is". For further support or modification, please contact Terasic Support and your request will be transferred to Terasic Design Service.
More resources about IP and Dev. Kit are available on Intel User Forums.

DE0 Reference Designs

  • SD Card reader
  • VGA Color Pattern

DE0 Control Panel

  • DE0 Control Panel allows users to access various components on the board from a host computer.

Related course resources:

School: National Taipei University of Technology Lecturer:Prof. Lih-Jen, Kau
Course 1: -Programmable Digital Logic Design

Other course resources you might interested:

School: Cornell UniversitySenior Lecturer: Bruce Land
Course 1: - ECE5760 Advanced Microcontroller Design and system-on-chip [DE2]
Course 2: - ECE 5760 Simplified Floating Point for DSP [DE2]

Layout Kit Contents
Newsroom | About Terasic | Products | Turnkey Solutions | Training | FAQ | Contact Us | Subscribe | Facebook | YouTube